

PIC16F818/819 Data Sheet

18/20-Pin Enhanced Flash Microcontrollers with nanoWatt Technology

© 2003 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART,

PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.


Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,

In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUS, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



18/20-Pin Enhanced Flash Microcontrollers with nanoWatt Technology

Low-Power Features:

- Power Managed modes:
 - Primary Run: XT, RC oscillator, 87 μA, 1 MHz, 2V
 - INTRC: 7 μA, 31.25 kHz, 2V
 - Sleep: 0.2 μA, 2V
- Timer1 oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 0.7 μA, 2V
- Wide operating voltage range:
- Industrial: 2.0V to 5.5V

Oscillators:


- Three Crystal modes:
 - LP, XT, HS: up to 20 MHz
- Two External RC modes
- One External Clock mode:
- ECIO: up to 20 MHz
- Internal oscillator block:
- 8 user selectable frequencies: 31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz

Peripheral Features:

- 16 I/O pins with individual direction control
- High sink/source current: 25 mA
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during Sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM (CCP) module:
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 10-bit, 5-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI[™] (Master/Slave) and I²C[™] (Slave)

Pin Diagram

18-Pin PDIP, SOIC



Special Microcontroller Features:

- 100,000 erase/write cycles Enhanced Flash
 program memory typical
- 1,000,000 typical erase/write cycles EEPROM data memory typical
- EEPROM Data Retention: > 40 years
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- Processor read/write access to program memory
- Low-Voltage Programming
- In-Circuit Debugging via two pins

	Program	n Memory	Data Memory			10-bit	000	SSP		Timoro
Device	Flash (Bytes)	# Single Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	I/O Pins	A/D (ch)	CCP (PWM)	SPI	Slave I ² C	Timers 8/16-bit
PIC16F818	1792	1024	128	128	16	5	1	Y	Y	2/1
PIC16F819	3584	2048	256	256	16	5	1	Y	Y	2/1

Pin Diagrams




Table of Contents

1.0	Device Overview	
2.0	Memory Organization	9
3.0	Data EEPROM and Flash Program Memory	25
4.0	Oscillator Configurations	
5.0	I/O Ports	
6.0	Timer0 Module	53
7.0	Timer1 Module	57
8.0	Timer2 Module	63
9.0	Capture/Compare/PWM (CCP) Module	65
10.0	Synchronous Serial Port (SSP) Module	71
11.0	Analog-to-Digital Converter (A/D) Module	81
12.0	Special Features of the CPU	89
13.0	Instruction Set Summary 1	103
14.0	Development Support 1	111
15.0	Electrical Characteristics 1	
16.0	DC and AC Characteristics Graphs AND TABLES 1	143
17.0	Packaging Information 1	145
Appe	ndix A: Revision History1	151
Appe	ndix B: Device Differences 1	151
Index	1	153
On-Li	ne Support1	159
Syste	ms Information and Upgrade Hot Line 1	159
	er Response 1	
PIC1	F818/819 Product Identification System1	161

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F818/819 devices. Additional information may be found in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023), which may be downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F818/819 belongs to the Mid-Range family of the PICmicro[®] devices. The devices differ from each other in the amount of Flash program memory, data memory and data EEPROM (see Table 1-1). A block diagram of the devices is shown in Figure 1-1. These devices contain features that are new to the PIC16 product line:

- Internal RC oscillator with eight selectable frequencies, including 31.25 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz and 8 MHz. The INTRC can be configured as the system clock via the configuration bits. Refer to Section 4.5 "Internal Oscillator Block" and Section 12.1 "Configuration Bits" for further details.
- The Timer1 module current consumption has been greatly reduced from 20 μA (previous PIC16 devices) to 1.8 μA typical (32 kHz at 2V), which is ideal for real-time clock applications. Refer to Section 6.0 "Timer0 Module" for further details.
- The amount of oscillator selections has increased. The RC and INTRC modes can be selected with an I/O pin configured as an I/O or a clock output (Fosc/4). An external clock can be configured with an I/O pin. Refer to **Section 4.0 "Oscillator Configurations"** for further details.

TABLE 1-1: AVAILABLE MEMORY IN PIC16F818/819 DEVICES


Device	Program Flash	Data Memory	Data EEPROM
PIC16F818	1K x 14	128 x 8	128 x 8
PIC16F819	2K x14	256 x 8	256 x 8

There are 16 I/O pins that are user configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External Interrupt
- Change on PORTB Interrupt
- Timer0 Clock Input
- Low-Power Timer1 Clock/Oscillator
- Capture/Compare/PWM
- 10-bit, 5-channel Analog-to-Digital Converter
- SPI/I²C
- MCLR (RA5) can be configured as an Input

Table 1-2 details the pinout of the devices with descriptions and details for each pin.





Pin Name	PDIP/ SOIC Pin#	SSO P Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
						PORTA is a bidirectional I/O port.
RA0/AN0	17	19	23			
RA0				I/O	TTL	Bidirectional I/O pin.
AN0				I	Analog	Analog input channel 0.
RA1/AN1	18	20	24			
RA1				I/O	TTL	Bidirectional I/O pin.
AN1				I	Analog	Analog input channel 1.
RA2/AN2/VREF-	1	1	26			
RA2				I/O	TTL	Bidirectional I/O pin.
AN2				I	Analog	Analog input channel 2.
VREF-				I	Analog	A/D reference voltage (Low) input.
RA3/AN3/VREF+	2	2	27			
RA3				I/O	TTL	Bidirectional I/O pin.
AN3				I	Analog	Analog input channel 3.
Vref+				I	Analog	A/D reference voltage (High) input.
RA4/AN4/T0CKI	3	3	28			
RA4				I/O	ST	Bidirectional I/O pin.
AN4				I	Analog	Analog input channel 4.
TOCKI				I	ST	Clock input to the TMR0 timer/counter.
RA5/MCLR/Vpp	4	4	1			
RA5				I	ST	Input pin.
MCLR				I	ST	Master Clear (Reset). Input/programming
						voltage input. This pin is an active-low Reset to the device.
Vpp				Р		Programming threshold voltage.
	45	47	00		_	r rogramming intesnold voltage.
RA6/OSC2/CLKO RA6	15	17	20	I/O	ST	Bidirectional I/O pin.
OSC2				0	- 51	Oscillator crystal output. Connects to crystal o
0002				Ŭ		resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, this pin outputs CLKO signal
				_		which has 1/4 the frequency of OSC1 and
						denotes the instruction cycle rate.
RA7/OSC1/CLKI	16	18	21			
RA7	_	-		I/O	ST	Bidirectional I/O pin.
OSC1				I	ST/CMOS(3)	Oscillator crystal input.
CLKI				I	-	External clock source input.
Legend: I = Input	•	0	= Outp	out	I/O =	Input/Output P = Power

TABLE 1-2:PIC16F818/819 PINOUT DESCRIPTIONS

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

QFN Pin#		Buffer Type	Description
			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up or all inputs.
7	I/O I	TTL ST ⁽¹⁾	Bidirectional I/O pin. External interrupt pin.
8	I/O I I/O	TTL ST ST	Bidirectional I/O pin. SPI data in. I ² C data.
9	I/O O I/O	TTL ST ST	Bidirectional I/O pin. SPI data out. Capture input, Compare output, PWM output.
10	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Capture input, Compare output, PWM output. Low-Voltage ICSP Programming enable pin.
12	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Interrupt-on-change pin. Synchronous serial clock input/output for SPI. Synchronous serial clock Input for I ² C.
13	I/O I	TTL TTL	Bidirectional I/O pin. Interrupt-on-change pin. Slave select for SPI in Slave mode.
15	I/O O I I	TTL ST ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 Oscillator output. Timer1 clock input. In-circuit debugger and ICSP programming clock pin.
16	I/O I I	TTL ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 oscillator input. In-circuit debugger and ICSP programming data pin.
3, 5	5 P	-	Ground reference for logic and I/O pins.
7, 19	9 P	-	Positive supply for logic and I/O pins. Input/Output P = Power
	7, 1 Οι	I I 3, 5 P	I ST ST ⁽²⁾ 3, 5 P - 7, 19 P - Output I/O =

TABLE 1-2: PIC16F818/819 PINOUT DESCRIPTIONS (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION


There are two memory blocks in the PIC16F818/819. These are the program memory and the data memory. Each block has its own bus, so access to each block can occur during the same oscillator cycle.

The data memory can be further broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The PIC16F818 device's 128 bytes of data EEPROM memory have the address range 00h-7Fh and the PIC16F819 device's 256 bytes of data EEPROM memory have the address range 00h-FFh. More details on the EEPROM memory can be found in Section 3.0 "Data EEPROM and Flash Program Memory".

Additional information on device memory may be found in the PICmicro[®] Mid-Range Reference Manual (DS33023).






2.1 **Program Memory Organization**

The PIC16F818/819 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F818, the first 1K x 14 (0000h-03FFh) is physically implemented (see Figure 2-1). For the PIC16F819, the first 2K x 14 is located at 0000h-07FFh (see Figure 2-2). Accessing a location above the physically implemented address will cause a wraparound. For example, the same instruction will be accessed at locations 020h, 420h, 820h, C20h, 1020h, 1420h, 1820h and 1C20h.

The Reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-2:

PROGRAM MEMORY MAP AND STACK FOR PIC16F819



2.2 Data Memory Organization

The data memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank for code reduction and quicker access (e.g., the Status register is in Banks 0-3).

Note:	EEPROM data memory description can be										
	found in Section 3.0 "Data EEPROM and										
	Flash Program Memory" of this data										
	sheet.										

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly through the File Select Register, FSR.

FIGURE 2	2-3:
----------	------

PIC16F818 REGISTER FILE MAP

	ddress		Address		Address		ddre
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h	DODTD	105h	TDIOD	185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
	07h		87h		107h 108h		187
	08h 09h		88h		109h		188
PCLATH	09n 0Ah		89h	PCLATH	10911 10Ah		189 184
-	0An 0Bh	PCLATH	8Ah	INTCON	10Bh	PCLATH	18F
INTCON PIR1	0Ch		8Bh 8Ch		10Dh	INTCON EECON1	180
PIR1 PIR2	0Dh	PIE1 PIE2	8Ch 8Dh	EEDATA EEADR	10Ch 10Dh	EECON1 EECON2	180
TMR1L	0Eh	PCON	8Dh 8Eh		10Eh	Reserved ⁽¹⁾	18
TMR1L TMR1H	0En 0Fh	OSCCON	8En 8Fh	EEDATH EEADRH	10Eh	Reserved ⁽¹⁾	18F
T1CON	10h	OSCTUNE	90h		110h	Reserveu.	190
TMR2	11h	COOTONL	901 91h				130
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
	18h		98h				
	19h		99h				
	1Ah		9Ah				
	1Bh		9Bh				
	1Ch		9Ch				
	1Dh		9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh		11Fh		19F
	20h	General Purpose Register	A0h		120h		1A(
General		32 Bytes	BFh				
Purpose Register 96 Bytes		accesses 40h-7Fh	C0h	accesses 20h-7Fh		accesses 20h-7Fh	
	7Fh		FFh		17Fh		1FF
Bank 0		Bank 1		Bank 2		Bank 3	
* Not a ph	iysical reg	ata memory locati ister. re reserved; maint					

FIGURE 2-4:

-4: PIC16F819 REGISTER FILE MAP

A	File Address		File Address	ŀ	File Address	A	File ddres
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
	07h		87h		107h		187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dł
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽¹⁾	18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved ⁽¹⁾	18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
TMR2	11h		91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
	18h		98h				
	19h		99h				
	1Ah		9Ah				
	1Bh		9Bh				
	1Ch		9Ch				
	1Dh		9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0ł
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes		accesses 20h-7Fh	
	7Fh	accesses 70h-7Fh	EFh F0h FFh	accesses 70h-7Fh	16Fh 170h 17Fh		1FFt
Bank 0		Bank 1	()	Bank 2	17111	Bank 3	1111
* Not a pł	nysical reg	ata memory locati ister. e reserved; maint					

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

 TABLE 2-1:
 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 0											
00h ⁽¹⁾	INDF	Addressi	ng this locati	on uses cont	ents of FSR t	o address dat	ta memory (n	ot a physical	register)	0000 0000	23
01h	TMR0	Timer0 M	lodule's Reg	ister						XXXX XXXX	53, 17
02h ⁽¹⁾	PCL	Program	Counter's (F	PC) Least Sig	nificant Byte					0000 0000	23
03h ⁽¹⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	16
04h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poi	nter					xxxx xxxx	23
05h	PORTA	PORTA D	Data Latch w	hen written; F	PORTA pins v	vhen read				xxx0 0000	39
06h	PORTB	PORTB [Data Latch w	hen written; I	PORTB pins v	when read				xxxx xxxx	43
07h	_	Unimplen	nented							_	_
08h	_	Unimplen	nented							_	_
09h	_	Unimplen	nented							_	_
0Ah ^(1,2)	PCLATH	-	—		Write Buffer	for the upper	5 bits of the	Program Cou	unter	0 0000	23
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
0Ch	PIR1	-	ADIF		_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	20
0Dh	PIR2	-	—	_	EEIF	_	_	_	_	0	21
0Eh	TMR1L	Holding F	Register for t	he Least Sigr	nificant Byte c	of the 16-bit T	MR1 Registe	r		xxxx xxxx	57
0Fh	TMR1H	Holding F	Register for t	he Most Sign	ificant Byte of	f the 16-bit TM	MR1 Register	r		xxxx xxxx	57
10h	T1CON	-	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	57
11h	TMR2	Timer2 M	lodule's Reg	ister						0000 0000	63
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	63
13h	SSPBUF	Synchron	ous Serial P	ort Receive	Buffer/Transm	nit Register				xxxx xxxx	71, 76
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	71
15h	CCPR1L	Capture/0	Compare/PV	VM Register (LSB)					xxxx xxxx	66, 67, 68
16h	CCPR1H	Capture/0	Compare/PV	VM Register (MSB)					xxxx xxxx	66, 67, 68
17h	CCP1CON	-	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	66
18h	—	Unimplen	nented							_	—
19h	—	Unimplen	nented							_	_
1Ah	—	Unimplen	nented							_	—
1Bh	—	Unimplen	nented							_	_
1Ch	_	Unimplen	nented							_	_
1Dh	_	Unimplen	nented							_	_
1Eh	ADRESH	A/D Resu	ult Register h	higher 2 bits						xxxx xxxx	81
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	0000 00-0	81

 $\label{eq:Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as `0', r = reserved.$

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

TABLE	2-1:	SPECI		CTION R	EGISTER		RY (CO	NTINUED)	1	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1											
80h ⁽¹⁾	INDF	Addressi	Addressing this location uses contents of FSR to address data memory (not a physical register)							0000 0000	23
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17
82h ⁽¹⁾	PCL	Program	Counter's (F	PC) Least Sig	nificant Byte		•		•	0000 0000	23
83h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
84h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poi	nter		•		•	xxxx xxxx	23
85h	TRISA	TRISA7	TRISA6	TRISA5 ⁽³⁾	PORTA Data	a Direction Re	egister (TRIS	A<4:0>		1111 1111	39
86h	TRISB	PORTB [Data Directio	n Register						1111 1111	43
87h	—	Unimplen	nented							—	_
88h	-	Unimplen	nented							—	_
89h	-	Unimplen	nented							—	_
8Ah ^(1,2)	PCLATH	—	_	_	Write Buffer	for the upper	5 bits of the	PC		0 0000	23
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
8Ch	PIE1	—	ADIE	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	19
8Dh	PIE2	—	_	_	EEIE	_	_	_	_	0	21
8Eh	PCON	—	—	—	—	—	—	POR	BOR	qq	22
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	—	IOFS	—	—	-000 -0	38
90h ⁽¹⁾	OSCTUNE	—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36
91h	_	Unimplen	nented							—	—
92h	PR2	Timer2 P	eriod Regist	er						1111 1111	68
93h	SSPADD	Synchron	ous Serial F	Port (I ² C mod	e) Address Re	egister	_			0000 0000	71, 76
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	71
95h	-	Unimplen	nented							—	_
96h	_	Unimplen	nented							—	—
97h	_	Unimplen	nented							—	—
98h	_	Unimplen	nented							—	—
99h	_	Unimplen	nented							—	—
9Ah	—	Unimplen	nented							—	—
9Bh	—	Unimplen	nented							—	—
9Ch	—	Unimplen	nented							-	—
9Dh	—	Unimplen	nented							-	—
9Eh	ADRESL	A/D Resu	It Register L	ower Byte			1	1	1	xxxx xxxx	81
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	81

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'. 3:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 2											
100h ⁽¹⁾	INDF	Addressir	ng this locatio	on uses conte	ents of FSR to	address data	memory (not	a physical re	gister)	0000 0000	23
101h	TMR0	Timer0 M	Module's Register xxxx xxxx							53	
102h ⁽¹	PCL	Program	Counter's (P	C) Least Sigr	nificant Byte					0000 0000	23
103h ⁽¹⁾	STATUS	IRP	IRP RP1 RP0 TO PD Z DC C								16
104h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poir	nter		J			xxxx xxxx	23
105h	_	Unimplen	nented							_	_
106h	PORTB	PORTB D	Data Latch w	hen written; F	ORTB pins w	hen read				xxxx xxxx	43
107h	_	Unimplen	nented		•					_	
108h	_	Unimplen	nented							_	_
109h	_	Unimplen	nented							_	_
10Ah ^(1,2)	PCLATH	—	—	—	Write Buffer	for the upper	5 bits of the F	rogram Cour	nter	0 0000	23
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
10Ch	EEDATA	EEPRON	I Data Regist	ter Low Byte	•	•	•		•	xxxx xxxx	25
10Dh	EEADR	EEPRON	EEPROM Address Register Low Byte						xxxx xxxx	25	
10Eh	EEDATH	_	— EEPROM Data Register High Byte						xx xxxx	25	
10Fh	EEADRH	_	_	_	_	_	EEPROM A	ddress Regist	er High Byte	xxx	25
Bank 3											
180h ⁽¹⁾	INDF	Addressir	ng this locatio	on uses conte	ents of FSR to	address data	memory (not	a physical re	gister)	0000 0000	23
181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17
182h ⁽¹⁾	PCL	Program	Counter's (P	C) Least Sigr	nificant Byte	•			•	0000 0000	23
183h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
184h (1)	FSR	Indirect D	ata Memory	Address Poir	nter					xxxx xxxx	23
185h	_	Unimplen	nented							_	
186h	TRISB	PORTB D	Data Direction	n Register						1111 1111	43
187h	_	Unimplen	nented							_	_
188h	_	Unimplen	nented							_	_
189h	_	Unimplen	nented							_	_
18Ah ^(1,2)	PCLATH	—	—	_	Write Buffer	for the upper	5 bits of the F	rogram Cour	nter	0 0000	23
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
18Ch	EECON1	EEPGD	—	—	FREE	WRERR	WREN	WR	RD	xx x000	25
18Dh	EECON2	EEPRON	I Control Reg	jister 2 (not a	physical regis	ter)	•				25
18Eh	—	Reserved	l; maintain cl	ear						0000 0000	—
18Fh	_	Reserved	l; maintain cl	ear						0000 0000	—

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

2.2.2.1 Status Register

The Status register, shown in Register 2-1, contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C or DC bits from the Status register. For other instructions not affecting any status bits, see **Section 13.0 "Instruction Set Summary"**.

Note:	The C and DC bits operate as a borrow
	and digit borrow bit, respectively, in sub-
	traction. See the SUBLW and SUBWF
	instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x				
	IRP	RP1	RP0	TO	PD	Z	DC	С				
	bit 7							bit 0				
bit 7	1 = Bank 2	ter Bank Sele 2, 3 (100h-1F	Fh)	or indirect ac	ldressing)							
	0 = Bank 0	0, 1 (00h-FFh)									
bit 6-5	11 = Bank 10 = Bank 01 = Bank 00 = Bank	Register Bank 3 (180h-1FFt 2 (100h-17Ft 1 (80h-FFh) 0 (00h-7Fh) is 128 bytes.	ו)	(used for dire	ect addressi	ng)						
bit 4	TO: Time-o	out bit										
		 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred 										
bit 3	PD: Power	-down bit										
	-	ower-up or by ecution of the										
bit 2	Z: Zero bit											
		esult of an arit										
bit 1	DC: Digit c	arry/borrow b	it (addwf, ai	DDLW, SUBLW	and SUBWF	instruction	ns) ⁽¹⁾					
		y-out from the rry-out from th				ed						
bit 0	1 = A carr	orrow bit (ADD y-out from the rry-out from th	e Most Signif	icant bit of th	e result occ	urred						
	Note 1:	For borrow, complement			subtraction	n is execute	ed by addin	g the two's				
	2:	For rotate (R bit of the sou			bit is loade	d with eithe	er the high c	or low order				
	Legend:											
	R = Read	able bit	$W = W_{I}$	ritable bit	U = Unimp	lemented	bit, read as	'0'				

- n = Value at POR

'1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

2.2.2.2 **Option Register**

The Option register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2:	OPTION REGISTER (ADDRESS 81h, 181h)									
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
	bit 7	•			L			bit 0		
bit 7	1 = PORTB	TB Pull-up Er pull-ups are o pull-ups are o	disabled	individual pc	ort latch valu	les				
bit 6	 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 									
	 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 									
bit 5	TOCS: TMR	0 Clock Sourc	e Select bit							
		on on RA4/T0 instruction cy	•	LKO)						
bit 4	TOSE: TMR) Source Edg	e Select bit							
		ent on high-to- ent on low-to-h								
bit 3	PSA: Presca	aler Assignme	nt bit							
		er is assigned er is assigned								
bit 2-0	PS2:PS0: P	rescaler Rate	Select bits							
	Bit Value	TMR0 Rate	WDT Ra	te						
	000	1:2	1:1							
	001 1:4 1:2									
	010 1:8 1:4									
	011 1:16 1:8 100 1:32 1:16									
	100 101	1:64	1:32							
	110	1:128	1:64							
	111	1 : 256	1 : 128							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							bit 0
	al Interrupt Er						
	es all unmask les all interrup		5				
PEIE: Peri	pheral Interru	pt Enable bit	:				
	es all unmask les all periphe						
TMR0IE: 7	MR0 Overflo	w Interrupt E	nable bit				
	es the TMR0 les the TMR0						
INTE: RBC)/INT Externa	I Interrupt En	able bit				
	es the RB0/IN les the RB0/II		•				
RBIE: RB	Port Change	Interrupt Ena	able bit				
	es the RB po les the RB po						
TMR0IF: T	MR0 Overflo	w Interrupt F	lag bit				
) register has) register did r		must be clea	ared in softw	vare)		
INTF: RB0	/INT Externa	I Interrupt Fla	ag bit				
	B0/INT exter	•	•		ed in softwa	are)	
RBIF: RB	Port Change	Interrupt Flag	g bit				
	h condition w and allow flag			RBIF. Read	ling PORTB	will end the	mismatch
	st one of the of the RB7:R		•	•	be cleared i	n software)	
Legend:							
R = Read			ritable bit	U = Unim	plemented	bit, read as	'0'
- n = Value	e at POR	'1' = Bit	t is set	'0' = Bit is	s cleared	x = Bit is ι	unknown

2.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

- n = Value at POR

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch)

							·'')				
U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	ADIE	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE				
bit 7							bit 0				
Unimplem	ented: Read	d as '0'									
ADIE: A/D	Converter Ir	nterrupt Enab	ole bit								
 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt 											
Unimplem	Unimplemented: Read as '0'										
SSPIE: Synchronous Serial Port Interrupt Enable bit											
 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt 											
CCP1IE: C	CP1 Interru	pt Enable bit									
TMR2IE: T	MR2 to PR2	2 Match Inter	rupt Enable b	oit							
			•								
TMR1IE: T	MR1 Overflo	ow Interrupt I	Enable bit								
1 = Enable	es the TMR1	overflow inte	errupt								
0 = Disable	es the TMR	1 overflow int	errupt								
Legend:											
R = Reada	able bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'				
	U-0 bit 7 Unimplem ADIE: A/D 1 = Enable 0 = Disabl Unimplem SSPIE: Sy 1 = Enable 0 = Disabl CCP1IE: C 1 = Enable 0 = Disabl TMR2IE: T 1 = Enable 0 = Disabl TMR1IE: T 1 = Enable 0 = Disabl	U-0R/W-0—ADIEbit 7Unimplemented: ReadADIE: A/D Converter Ir1 = Enables the A/D co0 = Disables the A/D coUnimplemented: ReadSSPIE: Synchronous S1 = Enables the SSP ir0 = Disables the SSP ir0 = Disables the SSP ir0 = Disables the CCP11 = Enables the CCP10 = Disables the CCP2TMR2IE: TMR2 to PR21 = Enables the TMR20 = Disables the TMR21 = Enables the TMR20 = Disables the TMR20 = Disables the TMR10 = Disables the TMR10 = Disables the TMR1	U-0 R/W-0 U-0 — ADIE — bit 7 Diff ADIE: A/D Converter Interrupt Enables 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt 0 = Disables the A/D converter interrupt 0 0 = Disables the SSP interrupt 0 0 = Disables the SSP interrupt 0 0 = Disables the CCP1 Interrupt 0 0 = Disables the CCP1 interrupt 0 1 = Enables the CCP1 interrupt 0 0 = Disables the TMR2 to PR2 match Interrupt 1 1 = Enables the TMR2 to PR2 match 0 1 = Enables the TMR1 overflow Interrupt fill 1 1 = Enables the TMR1 overflow interrupt fill 1 1 = Enables the TMR1 overflow interrupt fill 1 1 = Enables the TMR1 overflow interrupt fill 1 1 = Enables the TMR1 overflow interrupt fill 1 1 = Enables the TMR1 overflow interrupt fill 1 1 = Enables the TMR1 overflow interrupt fill 1 <td>U-0 R/W-0 U-0 U-0 — ADIE — — bit 7 Unimplemented: Read as '0' ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt Unimplemented: Read as '0' SSPIE: Synchronous Serial Port Interrupt Enable 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR1 overflow interrupt</td> <td>U-0R/W-0U-0U-0R/W-0-ADIESSPIEbit 7Unimplemented: Read as '0'ADIE: A/D Converter Interrupt Enable bit1 = Enables the A/D converter interrupt0 = Disables the A/D converter interruptUnimplemented: Read as '0'SSPIE: Synchronous Serial Port Interrupt Enable bit1 = Enables the SSP interrupt0 = Disables the SSP interrupt0 = Disables the SSP interrupt0 = Disables the CCP1 interrupt1 = Enables the CCP1 interrupt0 = Disables the CCP1 interrupt0 = Disables the TMR2 to PR2 match interrupt0 = Disables the TMR2 to PR2 match interrupt1 = Enables the TMR2 to PR2 match interrupt0 = Disables the TMR1 overflow interrupt0 = Disables the TMR1 overflow interrupt0 = Disables the TMR1 overflow interrupt</td> <td>U-0 R/W-0 U-0 R/W-0 R/W-0 - ADIE - - SSPIE CCP1IE bit 7 Unimplemented: Read as '0' ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt 0 = Disables the A/D converter interrupt Unimplemented: Read as '0' SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR1 overflow interrupt 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt</td> <td>ADIE - SSPIE CCP1IE TMR2IE bit 7 Unimplemented: Read as '0' ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt Unimplemented: Read as '0' SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt OF 2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR1 overflow interrupt</td>	U-0 R/W-0 U-0 U-0 — ADIE — — bit 7 Unimplemented: Read as '0' ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt Unimplemented: Read as '0' SSPIE: Synchronous Serial Port Interrupt Enable 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR1 overflow interrupt	U-0R/W-0U-0U-0R/W-0-ADIESSPIEbit 7Unimplemented: Read as '0'ADIE: A/D Converter Interrupt Enable bit1 = Enables the A/D converter interrupt0 = Disables the A/D converter interruptUnimplemented: Read as '0'SSPIE: Synchronous Serial Port Interrupt Enable bit1 = Enables the SSP interrupt0 = Disables the SSP interrupt0 = Disables the SSP interrupt0 = Disables the CCP1 interrupt1 = Enables the CCP1 interrupt0 = Disables the CCP1 interrupt0 = Disables the TMR2 to PR2 match interrupt0 = Disables the TMR2 to PR2 match interrupt1 = Enables the TMR2 to PR2 match interrupt0 = Disables the TMR1 overflow interrupt0 = Disables the TMR1 overflow interrupt0 = Disables the TMR1 overflow interrupt	U-0 R/W-0 U-0 R/W-0 R/W-0 - ADIE - - SSPIE CCP1IE bit 7 Unimplemented: Read as '0' ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt 0 = Disables the A/D converter interrupt Unimplemented: Read as '0' SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR1 overflow interrupt 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt	ADIE - SSPIE CCP1IE TMR2IE bit 7 Unimplemented: Read as '0' ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt Unimplemented: Read as '0' SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt OF 2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 0 = Disables the TMR1 overflow interrupt				

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT FLAG REGISTER 1 (ADDRESS 0Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADIF	—	_	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = An A/D conversion completed0 = The A/D conversion is not complete
bit 5-4	Unimplemented: Read as '0'
bit 3	 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are a transmission/ reception has taken place. 0 = No SSP interrupt condition has occurred
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	<u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.
bit 1	 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bit for the EEPROM write operation interrupt.

REGISTER 2-6:	PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (ADDRESS 8Dh)									
	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0		
			—	EEIE	—	—	—			
	bit 7							bit 0		
bit 7-5	Unimplemented: Read as '0'									
bit 4	EEIE: EEPI	ROM Write	Operation In	terrupt Enal	ble bit					
	1 = Enable		-							
	0 = Disable									
bit 3-0	Unimplem	ented: Read	d as '0'							
	Legend:									
	R = Readal	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'		
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown		

2.2.2.7 PIR2 Register

The PIR2 register contains the flag bit for the EEPROM write operation interrupt.

Note:	Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to
	enabling an interrupt.

REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT FLAG REGISTER 2 (ADDRESS 0Dh)

U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
—	—	—	EEIF	—	—		
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4 **EEIF**: EEPROM Write Operation Interrupt Enable bit

- 1 = Enable EE write interrupt
- 0 = Disable EE write interrupt

bit 3-0 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.8 PCON Register

bit 7-2 bit 1

bit 0

Note:	Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate
	interrupt flag bits are clear prior to enabling an interrupt.

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), a Brown-out Reset, an external MCLR Reset and WDT Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a 'don't care' and is not necessarily predictable if the brownout circuit is disabled (by clearing the BOREN bit in the Configuration word).

REGISTER 2-8: PCON: POWER CONTROL REGISTER (ADDRESS 8Eh)

			•••••		,		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x
_	—	_	_	—	—	POR	BOR
bit 7							bit 0
·	ented: Read						
POR: Pow	er-on Reset	Status bit					
1 = No Po	wer-on Rese	et occurred					
0 = A Pow	er-on Reset	occurred (m	ust be set in	software af	ter a Power-	on Reset of	ccurs)
BOR: Brov	vn-out Reset	Status bit					
1 = No Bro	own-out Rese	et occurred					


0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable but are indirectly writable through the PCLATH register. On any Reset, the upper bits of the PC will be cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the application note *AN556*, *"Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC16F818/819 family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected).


A simple program to clear RAM locations, 20h-2Fh, using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

MOVLW	0x20	;initialize pointer
MOVWF	FSR	;to RAM
CLRF	INDF	;clear INDF register
INCF	FSR	;inc pointer
BTFSS	FSR,4	;all done?
GOTO	NEXT	;NO, clear next
:		;YES, continue
	MOVWF CLRF INCF BTFSS	MOVWF FSR CLRF INDF INCF FSR BTFSS FSR,4

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (Status<7>) as shown in Figure 2-6.





3.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The data EEPROM and Flash program memory are readable and writable during normal operation (over the full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are six SFRs used to read and write this memory:

- EECON1
- EECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

When interfacing the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 128 or 256 bytes of data EEPROM, with an address range from 00h to 0FFh. Addresses from 80h to FFh are unimplemented on the PIC16F818 device and will read 00h. When writing to unimplemented locations, the charge pump will be turned off.

When interfacing the program memory block, the EEDATA and EEDATH registers form a two-byte word that holds the 14-bit data for read/write and the EEADR and EEADRH registers form a two-byte word that holds the 13-bit address of the EEPROM location being accessed. These devices have 1K or 2K words of program Flash, with an address range from 0000h to 03FFh for the PIC16F818 and 0000h to 07FFh for the PIC16F819. Addresses above the range of the respective device will wraparound to the beginning of program memory.

The EEPROM data memory allows single byte read and write. The Flash program memory allows singleword reads and four-word block writes. Program memory writes must first start with a 32-word block erase, then write in 4-word blocks. A byte write in data EEPROM memory automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device for byte or word operations.

When the device is code-protected, the CPU may continue to read and write the data EEPROM memory. Depending on the settings of the write-protect bits, the device may or may not be able to write certain blocks of the program memory; however, reads of the program memory are allowed. When code-protected, the device programmer can no longer access data or program memory; this does NOT inhibit internal reads or writes.

3.1 EEADR and EEADRH

The EEADRH:EEADR register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program EEPROM. When selecting a data address value, only the LSByte of the address is written to the EEADR register. When selecting a program address value, the MSByte of the address is written to the EEADRH register and the LSByte is written to the EEADR register.

If the device contains less memory than the full address reach of the address register pair, the Most Significant bits of the registers are not implemented. For example, if the device has 128 bytes of data EEPROM, the Most Significant bit of EEADR is not implemented on access to data EEPROM.

3.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

Control bit, EEPGD, determines if the access will be a program or data memory access. When clear, as it is when Reset, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits, RD and WR, initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write or erase operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write (or erase) operation is interrupted by a MCLR or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

	EEPROIN	ACCESS	CONTROL	REGISIEI		E33 1000)
/W-x	U-0	U-0	R/W-x	R/W-x	R/W-0	R/S-0	R/S-0
PGD	_	_	FREE	WRERR	WREN	WR	RD
7							bit 0
PGD: Pr	ogram/Data	EEPROM	Select bit				
Access Access	es program es data mer	memory nory		ged while a v	vrite operati	on is in prog	gress.
mpleme	ented: Read	d as '0'					
EE: EEF	PROM Force	ed Row Eras	se bit				
	ne program i n write-only	memory row	addressed	by EEADRH	EEADR on	the next WI	R command
ERR: E	EPROM Err	or Flag bit					
operati			•	d (any MCLF	र or any WI	DT Reset du	iring normal
	PROM Write	•					
Allows	write cycles write to the						
: Write	Control bit						
Initiate: can on	s a write cyo ly be set (no	ot cleared) ir	n software.	y hardware o	once write is	s complete.	The WR bit
Write c	cycle to the E	EEPROM is	complete				
Read C	Control bit						
			D is cleared	l in hardwar	e. The RD I	bit can only	be set (not
Does n	not initiate ar	n EEPROM	read				
F Ir C	Read (nitiate leared	Read Control bit hitiates an EEPR(leared) in softwar loes not initiate an	Read Control bit hitiates an EEPROM read, R leared) in software. Does not initiate an EEPROM	Read Control bit hitiates an EEPROM read, RD is cleared leared) in software. Does not initiate an EEPROM read	Read Control bit hitiates an EEPROM read, RD is cleared in hardwar leared) in software. Does not initiate an EEPROM read	Read Control bit hitiates an EEPROM read, RD is cleared in hardware. The RD l leared) in software. Does not initiate an EEPROM read	Read Control bit hitiates an EEPROM read, RD is cleared in hardware. The RD bit can only leared) in software. Does not initiate an EEPROM read

Legend:			
R = Readable bit	W = Writable bit	S = Set only	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.3 Reading Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available in the very next cycle in the EEDATA register; therefore, it can be read in the next instruction (see Example 3-1). EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

The steps to reading the EEPROM data memory are:

- 1. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 2. Clear the EEPGD bit to point to EEPROM data memory.
- 3. Set the RD bit to start the read operation.
- 4. Read the data from the EEDATA register.

	. 5-1.		.,	
BANKSEL	EEADR		;	Select Bank of EEADR
MOVF	ADDR, W		;	
MOVWF	EEADR		;	Data Memory Address
			;	to read
BANKSEL	EECON1		;	Select Bank of EECON1
BCF	EECON1,	EEPGD	;	Point to Data memory
BSF	EECON1,	RD	;	EE Read
BANKSEL	EEDATA		;	Select Bank of EEDATA
MOVF	EEDATA,	W	;	W = EEDATA

EXAMPLE 3-1: DATA EEPROM READ

3.4 Writing to Data EEPROM Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then, the user must follow a specific write sequence to initiate the write for each byte.

The write will not initiate if the write sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment (see Example 3-2).

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

The steps to write to EEPROM data memory are:

- 1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
- 2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 3. Write the 8-bit data value to be programmed in the EEDATA register.
- 4. Clear the EEPGD bit to point to EEPROM data memory.
- 5. Set the WREN bit to enable program operations.
- 6. Disable interrupts (if enabled).
- 7. Execute the special five instruction sequence:
 - Write 55h to EECON2 in two steps (first to W, then to EECON2)
 - Write AAh to EECON2 in two steps (first to W, then to EECON2)
 - Set the WR bit
- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.
- 10. At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set (EEIF must be cleared by firmware). If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to clear, to indicate the end of the program cycle.

EXAMPLE 3-2: DATA EEPROM WRITE

,						
		BANKSEL	EECON1			Select Bank of EECON1
		DTTCC	EECON1	MD	'	Wait for write
		GOTO	-		-	to complete
		BANKSEL	•		-	Select Bank of
		DAMINGELL	BEADR		'	EEADR
		MOVE	ADDR, W		;	BEADR
		MOVWF				Data Memory
		NO V WI	BEADR			Address to write
		MOVE	VALUE, W	7	'	Address to write
		MOVE			;	Data Memory Value
		110 V WI	DIDAIA		-	to write
		BANKSEL	FFCON1		'	Select Bank of
		DAMICOLL	DECOUL		'	EECON1
		BCF	EECON1	EEPGD	'	Point to DATA
		201	2200112,	221 02		memory
		BSF	EECON1.	WREN		Enable writes
			,		'	
		BCF	INTCON,	GIE	;	Disable INTs.
		MOVLW	55h		;	
	ო ღ	MOVWF MOVLW MOVWF	EECON2		;	Write 55h
	Required	MOVLW	AAh		;	
	nba	MOVWF	EECON2		;	Write AAh
	ഹര	BSF	EECON1,	WR	;	Set WR bit to
	L				;	begin write
		BSF	INTCON,	GIE	;	Enable INTs.
		BCF	EECON1,	WREN	;	Disable writes

3.5 Reading Flash Program Memory

To read a program memory location, the user must write two bytes of the address to the EEADR and EEADRH registers, set the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle in the EEDATA and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDATA and EEDATH registers will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 3-3: FLASH PROGRAM READ

BANKSEL	EEADRH		;	Select Bank of EEADRH
MOVF	ADDRH, 1	N	;	
MOVWF	EEADRH		;	MS Byte of Program
			;	Address to read
MOVF	ADDRL, N	N	;	
MOVWF	EEADR		;	LS Byte of Program
			;	Address to read
BANKSEL	EECON1		;	Select Bank of EECON1
BSF	EECON1,	EEPGD	;	Point to PROGRAM
			;	memory
BSF	EECON1,	RD	;	EE Read
			;	
NOP			;	Any instructions
			;	here are ignored as
NOP			;	program memory is
			;	read in second cycle
			;	after BSF EECON1,RD
BANKSEL	EEDATA		;	Select Bank of EEDATA
MOVF	EEDATA,	W	;	DATAL = EEDATA
MOVWF	DATAL		;	
MOVF	EEDATH,	W	;	DATAH = EEDATH
MOVWF	DATAH		;	
1				

3.6 Erasing Flash Program Memory

The minimum erase block is 32 words. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 32 words of program memory is erased. The Most Significant 11 bits of the EEADRH:EEADR point to the block being erased. EEADR< 4:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the erase takes place. This is not Sleep mode, as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

3.6.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load EEADRH:EEADR with address of row being erased.
- Set EEPGD bit to point to program memory; set WREN bit to enable writes and set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase.

	BANKSEL	EEADRH		; Select Bank of EEADRH
	MOVF	ADDRH, W		i
	MOVWF	EEADRH		; MS Byte of Program Address to Erase
	MOVF	ADDRL, W		i
	MOVWF	EEADR		; LS Byte of Program Address to Erase
ERASE ROW				
_	BANKSEL	EECON1		; Select Bank of EECON1
	BSF	EECON1, EEPG	D	; Point to PROGRAM memory
	BSF	EECON1, WREN		; Enable Write to memory
	BSF	EECON1, FREE		; Enable Row Erase operation
;				
	BCF	INTCON, GIE		; Disable interrupts (if using)
	MOVLW	55h		i
	MOVWF	EECON2		; Write 55h
	MOVLW	AAh		i
	MOVWF	EECON2		; Write AAh
	BSF	EECON1, WR		; Start Erase (CPU stall)
	NOP			; Any instructions here are ignored as processor
				; halts to begin Erase sequence
	NOP			; processor will stop here and wait for Erase complete
				; after Erase processor continues with 3rd instruction
	BCF	EECON1, WREN		; Disable writes
	BSF	INTCON, GIE		; Enable interrupts (if using)

3.7 Writing to Flash Program Memory

FLASH program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT1:WRT0 of the device Configuration Word (Register 12-1). Flash program memory must be written in four-word blocks. A block consists of four words with sequential addresses, with a lower boundary defined by an address, where EEADR<1:0> = 00. At the same time, all block writes to program memory are done as write-only operations. The program memory must first be erased. The write operation is edge-aligned and cannot occur across boundaries.

To write to the program memory, the data must first be loaded into the buffer registers. There are four 14-bit buffer registers and they are addressed by the low 2 bits of EEADR.

Loading data into the buffer registers is accomplished via the EEADR, EEADT, EECON1 and EECON2 registers as follows:

- Set EECON1 PGD and WREN
- Write address to EEADRH:EEADR
- Write data to EEDATA:EEDATH
- Write 55, AA to EECON2
- Set WR bit in EECON1

There are 4 buffer register words and all four locations **MUST** be written to with correct data.

After the "BSF EECON1, WR" instruction, if EEADR \neq xxxxx11, then a short write will occur. This short write-only transfers the data to the buffer register. The WR bit will be cleared in hardware after 1 cycle. The core will not halt and there will be no EEWHLT signal generated.

After the "BSF EECON1, WR" instruction, if EEADR = xxxxx11, then a long write will occur. This transfer will simultaneously the data from EEDATH:EEDATA to the buffer registers and begin the write of all four words. The processor will execute the next instruction and then ignore the subsequent instruction. The user should place NOP instructions into the second words. The processor will then halt internal operations for typically 2 msec in which the write takes place. This is not a Sleep mode, as the clocks and peripherals will continue to run. After the write cycle, the processor will resume operation with the 3rd instruction after the EECON1 write instruction.

After each long write, the 4 buffer registers will be reset to 3FFF.




FIGURE 3-1: BLOCK WRITES TO FLASH PROGRAM MEMORY

An example of the complete four-word write sequence is shown in Example 3-5. The initial address is loaded into the EEADRH:EEADR register pair; the four words of data are loaded using indirect addressing, assuming that a row erase sequence has already been performed.

EXAMPLE 3-5: WRITING TO FLASH PROGRAM MEMORY

; This write routine assumes the following: ; 1. The 32 words in the erase block have already been erased. ; 2. A valid starting address (the least significant bits = '00') is loaded into EEADRH:EEADR ; 3. This example is starting at 0x100, this is an application dependent setting. ; 4. The 8 bytes (4 words) of data are loaded, starting at an address in RAM called ARRAY. ; 5. This is an example only, location of data to program is application dependent. ; 6. word block is located in data memory. BANKSEL EECON1 ;prepare for WRITE procedure EECON1, EEPGD ;point to program memory BSF BSF EECON1, WREN ;allow write cycles BANKSEL word block MOVLW .4 MOVWF word block ;prepare for 4 words to be written BANKSEL EEADRH ;Start writing at 0x100 MOVIW 0x01 MOVWF EEADRH ;load HIGH address MOVLW 0x00 ;load LOW address MOVWF EEADR BANKSEL ARRAY MOVLW ARRAY ; initialize FSR to start of data MOVWF FSR LOOP BANKSEL EEDATA MOVF INDF, W ; indirectly load EEDATA MOVWF EEDATA INCE ; increment data pointer FSR.F INDF, W MOVF ; indirectly load EEDATH MOVWF EEDATH INCF FSR, F ; increment data pointer BANKSEL EECON1 MOVLW 0x55 ;required sequence MOVWF EECON2 MOVLW 0xAA MOVWF EECON2 BSF EECON1, WR ;set WR bit to begin write NOP ; instructions here are ignored as processor NOP BANKSEL EEADR INCF EEADR, f ;load next word address BANKSEL word block DECFSZ word_block, f ;have 4 words been written? GOTO loop ;NO, continue with writing BANKSEL EECON1 ;YES, 4 words complete, disable writes BCF EECON1, WREN BSF INTCON, GIE ;enable interrupts

3.8 Protection Against Spurious Write

There are conditions when the device should not write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

3.9 Operation During Code-Protect

When the data EEPROM is code-protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.

When program memory is code-protected, the microcontroller can read and write to program memory normally as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory depending on the setting of bits, WRT1:WRT0, of the Configuration Word (see **Section 12.1 "Configuration Bits"** for additional information). External access to the memory is also disabled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
10Ch	EEDATA EEPROM/Flash Data Register Low Byte									XXXX XXXX	uuuu uuuu
10Dh	EEADR	EEPROM/Flash Address Register Low Byte								xxxx xxxx	uuuu uuuu
10Eh	EEDATH		— — EEPROM/Flash Data Register High Byte						xx xxxx	uu uuuu	
10Fh	EEADRH	_		— — EEPROM/Flash Address Register High Byte					xxx	uuu	
18Ch	EECON1	EEPGD	_	_	FREE	WRERR	WREN	WR	RD	xx x000	xx q000
18Dh	EECON2 EEPROM Control Register 2 (not a physical register)										
0Dh	PIR2	—	_	_	EEIF	_	—	—	—		0
8Dh	PIE2	_	_	_	EEIE	_	_	_	_	0	0

TABLE 3-1:REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND
FLASH PROGRAM MEMORIES

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM or Flash program memory.

4.0 OSCILLATOR CONFIGURATIONS


4.1 Oscillator Types


The PIC16F818/819 can be operated in eight different oscillator modes. The user can program three configuration bits (Fosc2:Fosc0) to select one of these eight modes (modes 5-8 are new PIC16 oscillator configurations):

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 5. RCIO External Resistor/Capacitor with I/O on RA6
- 6. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 7. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 8. ECIO External Clock with I/O on RA6

4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (see Figure 4-1 and Figure 4-2). The PIC16F818/819 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.





3: RF varies with the crystal chosen (typically between 2 MΩ to 10 MΩ).

TABLE 4-1: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

Osc Type	Crystal Freq	Typical Capacitor Values Tested:			
	Fieq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	56 pF	56 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		


Capacitor values are for design guidance only.


These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.





3: RF varies with the resonator chosen (typically between 2 M Ω to 10 M $\Omega).$

TABLE 4-2: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

Typical Capacitor Values Used:							
Mode	Freq OSC1 OSC2						
XT	455 kHz	56 pF	56 pF				
	2.0 MHz	47 pF	47 pF				
	4.0 MHz	33 pF	33 pF				
HS	8.0 MHz	27 pF	27 pF				
	16.0 MHz	22 pF	22 pF				
Conseiter values are far design guidenes only							

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω.

4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.






4.4 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillaton frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-4 shows how the R/C combination is connected.


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.





The RCIO Oscillator mode (Figure 4-5) functions like the RC mode except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 4-5: RCIO OSCILLATOR MODE



4.5 Internal Oscillator Block

The PIC16F818/819 devices include an internal oscillator block which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source which can be used to directly drive the system clock. It also drives the INTOSC postscaler which can provide a range of clock frequencies from 125 kHz to 4 MHz.

The other clock source is the internal RC oscillator (INTRC) which provides a 31.25 kHz (32 μ s nominal period) output. The INTRC oscillator is enabled by selecting the INTRC as the system clock source or when any of the following are enabled:

- Power-up Timer
- Watchdog Timer

These features are discussed in greater detail in Section 12.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 4-2).

Note: Throughout this data sheet, when referring *specifically* to a generic clock source, the term "INTRC" may also be used to refer to the clock modes using the internal oscillator block. This is regardless of whether the actual frequency used is INTOSC (8 MHz), the INTOSC postscaler or INTRC (31.25 kHz).

4.5.1 INTRC MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4 while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

4.5.2 OSCTUNE REGISTER

bit 7-6 bit 5-0

The internal oscillator's output has been calibrated at the factory but can be adjusted in the application. This is done by writing to the OSCTUNE register (Register 4-1). The tuning sensitivity is constant throughout the tuning range. The OSCTUNE register has a tuning range of $\pm 12.5\%$.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately 8 * $32 \mu s = 256 \mu s$); the INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the 31.25 kHz INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

REGISTER 4-1: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Unimplem	ented: Read	as '0'					
TUN<5:0>:	Frequency	Tuning bits					
011111 =	Maximum fre	equency					
011110 =							
•							
•							
•							
000001 =							
	Center frequ	ency. Oscilla	ator module	is running a	t the calibra	ted frequence	cy.
111111 =							
•							
•							
•	linimum fro	au 0 0 0 1					
100000 = 1	Minimum fre	quency					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.5.3 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 4-2) controls several aspects of the system clock's operation.

The Internal Oscillator Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block that is used to drive the system clock. The choices are the INTRC source (31.25 kHz), the INTOSC source (8 MHz) or one of the six frequencies derived from the INTOSC postscaler (125 kHz to 4 MHz). Changing the configuration of these bits has an immediate change on the internal oscillator's output.

4.5.4 MODIFYING THE IRCF BITS

The IRCF bits can be modified at any time regardless of which clock source is currently being used as the system clock. The internal oscillator allows users to change the frequency during run time. This is achieved by modifying the IRCF bits in the OSCCON register. The sequence of events that occur after the IRCF bits are modified is dependent upon the initial value of the IRCF bits before they are modified. If the INTRC (31.25 kHz, IRCF<2:0> = 000) is running and the IRCF bits are modified to any other value than '000', a 4 ms clock switch delay is turned on. Code execution continues at a higher than expected frequency while the new frequency stabilizes. Time sensitive code should wait for the IOFS bit in the OSCCON register to become set before continuing. This bit can be monitored to ensure that the frequency is stable before using the system clock in time critical applications.

If the IRCF bits are modified while the internal oscillator is running at any other frequency than INTRC (31.25 kHz, IRCF<2:0> \neq 000), there is no need for a 4 ms clock switch delay. The new INTOSC frequency will be stable immediately after the **eight** falling edges. The IOFS bit will remain set after clock switching occurs.


Note: Caution must be taken when modifying the IRCF bits using BCF or BSF instructions. It is possible to modify the IRCF bits to a frequency that may be out of the VDD specification range; for example, VDD = 2.0V and IRCF = 111 (8 MHz).

4.5.5 CLOCK TRANSITION SEQUENCE WHEN THE IRCF BITS ARE MODIFIED

Following are three different sequences for switching the internal RC oscillator frequency.

- Clock before switch: 31.25 kHz (IRCF<2:0> = 000)
 - 1. IRCF bits are modified to an INTOSC/INTOSC postscaler frequency.
 - The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. The IOFS bit is clear to indicate that the clock is unstable and a 4 ms delay is started. Time dependent code should wait for IOFS to become set.
 - 5. Switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
 - 1. IRCF bits are modified to INTRC (IRCF<2:0> = 000).
 - 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. Oscillator switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
 - 1. IRCF bits are modified to a different INTOSC/ INTOSC postscaler frequency.
 - 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. The IOFS bit is set.
 - 5. Oscillator switchover is complete.

FIGURE 4-6: PIC16F818/819 CLOCK DIAGRAM



REGISTER 4-2: OSCCON REGISTER

U	J-0	R/W-0	R/W-0	R/W-0	U-0	R-0	U-0	U-0
-	_	IRCF2	IRCF1	IRCF0	—	IOFS	—	—
bit 7								bit 0

bit 7 Unimplemented: Read as '0'

bit 6-4 **IRCF2:IRCF0:** Internal Oscillator Frequency Select bits

- 111 = 8 MHz (8 MHz source drives clock directly)
- 110 = 4 MHz
- 101 = 2 MHz
- 100 = 1 MHz
- 011 = 500 kHz
- 010 = 250 kHz
- 001 = 125 kHz
- 000 = 31.25 kHz (INTRC source drives clock directly)
- bit 3 Unimplemented: Read as '0'
- bit 2 IOFS: INTOSC Frequency Stable bit
 - 1 = Frequency is stable
 - 0 = Frequency is not stable
- bit 1-0 Unimplemented: Read as '0'

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown

5.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro[®] Mid-Range Reference Manual (DS33023).

5.1 PORTA and the TRISA Register

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On	a Power-on		n Reset,	the	e pins
	POR	TA<	:4:0> are	configured	as	analog
	inputs and read as '0'.					

Reading the PORTA register, reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input and with an analog input to become the RA4/AN4/TOCKI pin. The RA4/AN4/TOCKI pin is a Schmitt Trigger input and full CMOS output driver.

Pin RA5 is multiplexed with the Master Clear module input. The RA5/MCLR/VPP pin is a Schmitt Trigger input.

Pin RA6 is multiplexed with the oscillator module input and external oscillator output. Pin RA7 is multiplexed with the oscillator module input and external oscillator input. Pin RA6/OSC2/CLKO and pin RA7/OSC1/CLKI are Schmitt Trigger inputs and full CMOS output drivers.

Pins RA<1:0> are multiplexed with analog inputs. Pins RA<3:2> are multiplexed with analog inputs and VREF inputs. Pins RA<3:0> have TTL inputs and full CMOS output drivers.

EXAMPLE 5-1:	INITIALIZING PORTA
$L \land \land$	

PORTA	; select bank of PORTA
PORTA	; Initialize PORTA by
	; clearing output
	; data latches
ADCON1	; Select Bank of ADCON1
0x06	; Configure all pins
ADCON1	; as digital inputs
0xFF	; Value used to
	; initialize data
	; direction
TRISA	; Set RA<7:0> as inputs
	PORTA ADCON1 0x06 ADCON1 0xFF

Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2	bit 2	TTL	Input/output, analog input or VREF
RA3/AN3/VREF	bit 3	TTL	Input/output, analog input or VREF+.
RA4/AN4/T0CKI	bit 4	ST	Input/output, analog input or external clock input for Timer0.
RA5/MCLR/VPP	bit 5	ST	Input, Master Clear (Reset) or programming voltage input.
RA6/OSC2/CLKO	bit 6	ST	Input/output, connects to crystal or resonator, oscillator output or 1/4 the frequency of OSC1 and denotes the instruction cycle in RC mode.
RA7/OSC1/CLKI	bit 7	ST/CMOS ⁽¹⁾	Input/output, connects to crystal or resonator or oscillator input.

TABLE 5-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

TABLE 5-2: SUN	IMARY OF REGISTERS ASSOCIATED WITH PORTA
----------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
05h	PORTA ⁽¹⁾	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	PORTA	Data Dire	ection Reg	gister		1111 1111	1111 1111
9Fh	ADCON1	ADFM	ADCS2	_	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: PORTA pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.




FIGURE 5-2:

BLOCK DIAGRAM OF RA3/AN3/VREF+ PIN




FIGURE 5-3: BLOCK DIAGRAM OF RA2/AN2/VREF- PIN






FIGURE 5-4:


BLOCK DIAGRAM OF RA4/AN4/T0CKI PIN












Preliminary





5.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (Option<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'd together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (Option<6>).

PORTB is multiplexed with several peripheral functions (see Table 5-3). PORTB pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTB pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISB as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Name	Bit#	Buffer	Function
RB0/INT	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1/SDI/SDA	bit 1	TTL/ST ⁽⁵⁾	Input/output pin, SPI data input pin or I ² C data I/O pin. Internal software programmable weak pull-up.
RB2/SDO/CCP1	bit 2	TTL/ST ⁽⁴⁾	Input/output pin, SPI data output pin or Capture input/Compare output/PWM output pin. Internal software programmable weak pull-up.
RB3/CCP1/PGM ⁽³⁾	bit 3	TTL/ST ⁽²⁾	Input/output pin, Capture input/Compare output/PWM output pin or programming in LVP mode. Internal software programmable weak pull-up.
RB4/SCK/SCL	bit 4	TTL/ST (5)	Input/output pin or SPI and I ² C clock pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/SS	bit 5	TTL	Input/output pin or SPI slave select pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6/T1OSO/T1CKI/ PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator output pin, Timer1 clock input pin or serial programming clock (with interrupt-on-change). Internal software programmable weak pull-up.
RB7/T1OSI/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator input pin or serial programming data (with interrupt-on-change). Internal software programmable weak pull-up.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: Low-Voltage ICSP Programming (LVP) is enabled by default which disables the RB3 I/O function. LVP must be disabled to enable RB3 as an I/O pin and allow maximum compatibility to the other 18-pin mid-range devices.

- 4: This buffer is a Schmitt Trigger input when configured for CCP or SSP mode.
- **5:** This buffer is a Schmitt Trigger input when configured for SPI or I²C mode.

TABLE 5-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	Data Direct	ion Regi	ster					1111 1111	1111 1111
81h, 181h	Option	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.







FIGURE 5-9: BLOCK DIAGRAM OF RB1 PIN









FIGURE 5-11: BLOCK DIAGRAM OF RB3 PIN









FIGURE 5-13: BLOCK DIAGRAM OF RB5 PIN









FIGURE 5-15: BLOCK DIAGRAM OF RB7 PIN



6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

6.1 Timer0 Operation

Timer0 operation is controlled through the Option register (see Register 2-2). Timer mode is selected by clearing bit T0CS (Option<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit TOCS (Option<5>). In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/AN4/TOCKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, TOSE (Option<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.3 "Using Timer0 with an External Clock".

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 6.4** "**Prescaler**" details the operation of the prescaler.

6.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit, TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit, TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.

FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (Option<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

REGISTER 6-1: OPTION REG REGISTER R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 bit 7 bit 0 bit 7 RBPU INTEDG bit 6 bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module bit 2-0 PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 1:2 000 1:1 001 1:4 1:21:8 1:4 010 1:8 011 1:16 100 1:32 1:16 101 1:64 1:32 110 1:128 1:64 111 1:256 1:128 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown To avoid an unintended device Reset, the instruction sequence shown in the Note: PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

DS39598D-page	54
---------------	----

EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM TIMER0 TO WDT

BANKSEL	OPTION	; Select Bank of OPTION
MOVLW	b'xx0x0xxx'	; Select clock source and prescale value of
MOVWF	OPTION	; other than 1:1
BANKSEL	TMR0	; Select Bank of TMR0
CLRF	TMR0	; Clear TMR0 and prescaler
BANKSEL	OPTION	; Select Bank of OPTION
MOVLW	b'xxxx1xxx'	; Select WDT, do not change prescale value
MOVWF	OPTION	
CLRWDT		; Clears WDT and prescaler
MOVLW	b'xxxx1xxx'	; Select new prescale value and WDT
MOVWF	OPTION	

EXAMPLE 6-2: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

CLRWDT		;	Clear WDT and prescaler
BANKSEL	OPTION	;	Select Bank of OPTION
MOVLW	b'xxxx0xxx'	;	Select TMR0, new prescale
MOVWF	OPTION	;	value and clock source

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Mo	dule Registe	er						xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	Option	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

NOTES:

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 Interrupt Enable bit, TMR1IE (PIE1<0>).

Timer1 can also be used to provide real-time clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

7.1 Timer1 Operation

Timer1 can operate in one of three modes:

- as a timer
- as a synchronous counter
- · as an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP1 module as the special event trigger (see **Section 9.1** "**Capture Mode**"). Register 7-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB6/T1OSO/T1CKI/PGC and RB7/T1OSI/ PGD pins become inputs. That is, the TRISB<7:6> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0 U-0 R/W-0 R/W		11001		CONTROL	NEO101 EN	(ADDICE00	1011		
bit 7 bit 0 bit 7-6 Unimplemented: Read as '0' bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 prescale value 0 = 1:4 prescale value 01 = 1:2 prescale value 01 = 1:2 prescale value 02 = 1:1 prescale value 00 = 1:1 prescale value 03 = 1:2 prescale value 00 = 1:1 prescale value 04 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =		U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7-6 Unimplemented: Read as '0' bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 prescale value 10 = 1:4 prescale value 10 = 1:2 prescale value 11 = 1:2 prescale value 12 = 1:2 prescale value 13 = 1:2 prescale value 14 = 0scillator is enabled 15 = 0scillator is shut-off (the oscillator inverter is turned off to eliminate power drain) 15 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =		_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 prescale value 10 = 1:4 prescale value 01 = 1:2 prescale value 00 = 1:1 prescale value 00 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0		bit 7							bit 0
bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 prescale value 10 = 1:4 prescale value 01 = 1:2 prescale value 00 = 1:1 prescale value 00 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0									
11 = 1:8 prescale value 0 = 1:4 prescale value 01 = 1:2 prescale value 00 = 1:1 prescale value 00 = 0 Scillator is enabled 0 = Oscillator is enabled 0 = 0scillator is shut-off (the oscillator inverter is turned off to eliminate power drain) TISYNC: Timer1 External Clock Input Synchronization Control bit TMR1CS = 1: 1 = Do not synchronize external clock input TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1 TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RB6/T1OSO/T1CKI/PGC (on the rising edge) 0 = Internal clock (Fosc/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 0 = Stops Timer1	bit 7-6	Unimplem	nented: Rea	ad as '0'					
10 = 1:4 prescale value 01 = 1:2 prescale value 00 = 1:1 prescale value bit 3 T1OSCEN: Timer1 Oscillator Enable Control bit 1 = Oscillator is enabled 0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain) bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1 TMR1CS: Timer1 Clock Source Select bit 1 = External clock (FOSC/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 0 = Stops Timer1	bit 5-4	T1CKPS1	:T1CKPS0:	Timer1 Inpu	t Clock Presca	ale Select bits	5		
1 = Oscillator is enabled 0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain) bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1 TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RB6/T10S0/T1CKI/PGC (on the rising edge) 0 = Internal clock (Fosc/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1		10 = 1:4 p 01 = 1:2 p	rescale valu rescale valu	ie Ie					
0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain) bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1 TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RB6/T10S0/T1CKI/PGC (on the rising edge) 0 = Internal clock (Fosc/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend:	bit 3	T1OSCEN	I: Timer1 O	scillator Enab	le Control bit				
TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1 TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RB6/T1OSO/T1CKI/PGC (on the rising edge) 0 = Internal clock (Fosc/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend:					ator inverter is	s turned off to	eliminate p	ower drain)	
1 = Do not synchronize external clock input 0 = Synchronize external clock input TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1 TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RB6/T1OSO/T1CKI/PGC (on the rising edge) 0 = Internal clock (Fosc/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend:	bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control b						ol bit		
1 = External clock from pin RB6/T1OSO/T1CKI/PGC (on the rising edge) 0 = Internal clock (Fosc/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend:		1 = Do not 0 = Synch <u>TMR1CS</u> :	t synchroniz ronize exter <u>= 0:</u>	rnal clock inp	ut	when TMR1	CS = 0.		
0 = Internal clock (Fosc/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend:	bit 1	TMR1CS:	Timer1 Clo	ck Source Se	elect bit				
1 = Enables Timer1 0 = Stops Timer1 Legend:				-	10SO/T1CKI/	PGC (on the	rising edge))	
	bit 0	1 = Enabl	es Timer1	bit					
		•							

Ecgena.			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

7.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RB7/T1OSI/PGD when bit T1OSCEN is set, or on pin RB6/T1OSO/T1CKI/PGC when bit T1OSCEN is cleared.

If $\overline{T1SYNC}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler however, will continue to increment.





FIGURE 7-1: TIMER1 INCREMENTING EDGE





7.5 Timer1 Operation in Asynchronous Counter Mode

If control bit, T1SYNC (T1CON<2>), is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow that will wake-up the processor. However, special precautions in software are needed to read/write the timer.

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

7.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example codes provided in Example 7-1 and Example 7-2 demonstrate how to write to and read Timer1 while it is running in Asynchronous mode.

EXAMPLE 7-1:	WRITING A 16-BIT FREE RUNNING TIMER

EXAMPLE 7-2: READING A 16-BIT FREE RUNNING TIMER

; All interrupts are disabled	
MOVF TMR1H, W ; Read high	h byte
MOVWF TMPH	
MOVF TMR1L, W ; Read low	byte
MOVWF TMPL	
MOVF TMR1H, W ; Read high	h byte
SUBWF TMPH, W ; Sub 1st	read with 2nd read
BTFSC STATUS,Z ; Is result	t = 0
GOTO CONTINUE ; Good 16-	bit read
; TMR1L may have rolled over bet	ween the read of the high and low bytes.
; Reading the high and low bytes	s now will read a good value.
MOVF TMR1H, W ; Read high	h byte
MOVWF TMPH	
MOVF TMR1L, W ; Read low	byte
MOVWF TMPL ; Re-enable	e the Interrupt (if required)
CONTINUE ; Continue	with your code

7.6 Timer1 Oscillator

A crystal oscillator circuit is built between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 32.768 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 7-3. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

FIGURE 7-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2	
LP	32 kHz	33 pF	33 pF	

Note 1: Microchip suggests this value as a starting point in validating the oscillator circuit.

- **2:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- **4:** Capacitor values are for design guidance only.

7.7 Timer1 Oscillator Layout Considerations


The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 7-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator, a grounded guard ring around the oscillator circuit, as shown in Figure 7-4, may be helpful when used on a single sided PCB or in addition to a ground plane.

FIGURE 7-4:

OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



7.8 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" signal (CCP1M3:CCP1M0 = 1011), the signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

7.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other Reset, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.10 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

7.11 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 7.6 "Timer1 Oscillator**"), gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base, and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 7-3, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSbit of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

	EXAMPLE 7-3:	IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE
--	--------------	---

RTCinit	BANKSEL MOVLW MOVWF CLRF	TMR1H 0x80 TMR1H TMR1L	; Preload TMR1 register pair ; for 1 second overflow
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator ; Initialize timekeeping registers
	CLRF CLRF	secs mins	; initialize timekeeping registers
	MOVLW	.12	
	MOVWF	hours	
	BANKSEL	PIE1	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN	,	
RTCisr	BANKSEL	TMR1H	
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVF	secs, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	seconds	; Clear seconds
	INCF	mins, f	; Increment minutes
	MOVF	mins, w	
	SUBLW	.60	
	BTFSS RETURN	STATUS, Z	; 60 seconds elapsed? ; No, done
	CLRF	mins	; Clear minutes
	INCF	hours, f	; Increment hours
	MOVF	hours, w	
	SUBLW	.24	
	BTFSS	STATUS, Z	; 24 hours elapsed?
	RETURN		; No, done
	CLRF	hours	; Clear hours
	RETURN		; Done

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, B	-	Valu all c Res	other
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0	00x	0000	000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-00	000	- 0	0000
8Ch	PIE1	_	ADIE		_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-00	000	- 0	0000
0Eh	TMR1L	Holding	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx							uuuu	uuuu		
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuu							uuuu	uuuu			
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0	000	uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP1 module. The TMR2 register is readable and writable and is cleared on any device Reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

Additional information on timer modules is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- A write to the TMR2 register
- A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR, WDT Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate a shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



REGISTER 8-1:	T2CON:	TIMER2 C	ONTROL R	EGISTER	ADDRESS	12h)		
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7							bit 0
bit 7	Unimple	mented: Rea	ad as '0'					
bit 6-3	TOUTPS	3:TOUTPS0	: Timer2 Out	put Postscal	e Select bits			
		1 postscale						
		2 postscale						
	0010 = 1: •	3 postscale						
	•							
	•							
	1111 = 1 :	:16 postscale	;					
bit 2	TMR2ON	I: Timer2 On	bit					
	1 = Time							
	0 = Time							
bit 1-0		1:T2CKPS0:	Timer2 Cloc	k Prescale S	Select bits			
		scaler is 1						
		scaler is 4 scaler is 16						
	17 - 116	500101 13 10						
	Legend:							
	R = Read	dable bit	W = V	Writable bit	U = Unin	nplemented	bit, read as	'0'

TABLE 8-1:	REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

- n = Value at POR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOF	all	ie on other sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000	x 0000	000u
0Ch	PIR1	—	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 000	0 - 0	0000
8Ch	PIE1	—	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 000	0 - 0	0000
11h	TMR2	Timer2	Timer2 Module Register							0000 000	0 0000	0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 000	0 - 0 0 0	0000
92h	PR2	Timer2	imer2 Period Register							1111 111	1 1111	1111

'1' = Bit is set

'0' = Bit is cleared

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

x = Bit is unknown

9.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register that can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Table 9-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match which will reset Timer1 and start an A/D conversion (if the A/D module is enabled). The CCP module's input/output pin (CCP1) can be configured as RB2 or RB3. This selection is set in bit 12 (CCPMX) of the Configuration Word register.

Additional information on the CCP module is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023) and in Application Note *AN594*, *"Using the CCP Module(s)"* (DS00594).

TABLE 9-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare PWM	Timer1 Timer2

REGISTER 9-1: CCP1CON: CAPTURE/COMPARE/PWM CONTROL REGISTER 1 (ADDRESS 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0
nimplemente	d. Road a	e '∩'					
•			icant hits				
CCP1X:CCP1Y: PWM Least Significant bits <u>Capture mode:</u> Unused.							
<u>Compare mode:</u> Jnused.	<u>:</u>						
<u>PWM mode:</u> These bits are tl	he two LS	bs of the	PWM duty	cycle. The e	ight MSbs a	re found in (CCPRxL.
CCP1M3:CCP1	MO: CCP	1 Mode S	elect bits				
0000 = Capture	/Compare	e/PWM dis	sabled (rese	ets CCP1 mo	odule)		
0100 = Capture							
0101 = Capture							
0110 = Capture							
0111 = Capture					+)		
1000 = Compar							
1001 = Compare mode, clear output on match (CCP1IF bit is set) 1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is							
1010 = Compar		generate s	software int	errupt on ma	atch (CCP11	r bit is set, v	CCP1 pin is
1010 = Compar unaffect 1011 = Compar	ed) e mode,	trigger sp	ecial even	t (CCP1IF b	oit is set, CO	CP1 pin is	unaffected);
1010 = Comparunaffect	ed) e mode, esets TMF	trigger sp	ecial even	•	oit is set, CO	CP1 pin is	unaffected);
1010 = Compar unaffect 1011 = Compar CCP1 re	ed) e mode, esets TMF	trigger sp	ecial even	t (CCP1IF b	oit is set, CO	CP1 pin is	unaffected);
1010 = Compar unaffect 1011 = Compar CCP1 re	ed) e mode, esets TMF	trigger sp	ecial even	t (CCP1IF b	oit is set, CO	CP1 pin is	unaffected);
1010 = Compar unaffect 1011 = Compar CCP1 re 11xx = PWM m	ed) e mode, esets TMF ode	trigger sp R1 and sta	ecial even	t (CCP1IF b conversion (it is set, C(if A/D modu	CP1 pin is	unaffected); d)

9.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on CCP1 pin. An event is defined as:

- · Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.


9.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the TRISB<x> bit.

Note 1:	If the CCP1 pin is configured as an
	output, a write to the port can cause a capture condition.

2: The TRISB bit (2 or 3) is dependent upon the setting of configuration bit 12 (CCPMX).

FIGURE 9-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

9.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit, CCP1IE (PIE1<2>), clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: CHANGING BETWEEN CAPTURE PRESCALERS

		;Turn CCP module off ;Load the W req with
	CCP1CON	;the new prescaler ;move value and CCP ON ;Load CCP1CON with this ;value


9.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: COMPARE MODE OPERATION BLOCK DIAGRAM



9.2.1 CCP PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the TRISB<x> bit.

Note 1:	Clearing the CCP1CON register will force the CCP1 compare output latch to the
	default low level. This is not the data latch.

2: The TRISB bit (2 or 3) is dependent upon the setting of configuration bit 12 (CCPMX).

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated that may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled). This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

Note: The special event trigger from the CCP1 module will not set interrupt flag bit, TMR1IF (PIR1<0>).

TABLE 9-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		Value on all other Resets	
0Bh,8Bh 10BH,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	—	ADIF			SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
86h	TRISB	PORTB Data Direction Register							1111	1111	1111	1111	
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							xxxx	xxxx	uuuu	uuuu	
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx	xxxx	uuuu	uuuu
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00	0000	uu	uuuu
15h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)							xxxx	xxxx	uuuu	uuuu	
16h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)							xxxx	xxxx	uuuu	uuuu	
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

9.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISB<x> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force								
	the CCP1 PWM output latch to the default								
	low level. This is not the PORTB I/O data latch.								

Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 9.3.3 "Setup for PWM Operation"**.

FIGURE 9-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 9-4: PWM OUTPUT



9.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula.

EQUATION 9-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

EQUATION 9-2:

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the following formula.

EQUATION 9-3:

Resolution =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

9.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISB<x> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

Note: The TRISB bit (2 or 3) is dependant upon the setting of configuration bit 12 (CCPMX).

TABLE 9-3:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz	
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1	
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17	
Maximum Resolution (bits)	10	10	10	8	7	5.5	

TABLE 9-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Value on		Value on all other Resets	
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u	
0Ch	PIR1	_	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000	
8Ch	PIE1	—	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000	
86h	TRISB	PORTB Data Direction Register								1111	1111	1111	1111	
11h	TMR2	Timer2 Module Register							0000	0000	0000	0000		
92h	PR2	Timer2 Module Period Register							1111	1111	1111	1111		
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000	
15h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)							xxxx	xxxx	uuuu	uuuu		
16h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)							xxxx	xxxx	uuuu	uuuu		
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

NOTES:

10.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

10.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the I^2C Multi-Master Environment" (DS00578).

10.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RB2/SDO/CCP1
- Serial Data In (SDI)
 RB1/SDI/SDA
- Serial Clock (SCK)
 RB4/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS)
 RB5/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and the SSPSTAT register (SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

REGISTER 10-1:	SSPSTAT:	SYNCHRO	NOUS SE	RIALPOR	TSTATUS	REGISTER	R(ADDRES	SS 94h)
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/A	Р	S	R/W	UA	BF
	bit 7							bit 0
bit 7	SMP: SPI D	Data Input Sa	ample Phas	e bit				
	SPI Master	-	·					
		ata sampled						
	0 = Input da SPI Slave n	-	at middle of	r data outpu	t time (Micro	wire)		
		st be cleared	l when SPI	is used in S	lave mode.			
	I ² C mode:							
		st be mainta						
bit 6		Clock Edge S	Select bit					
	<u>SPI mode, (</u> 1 – Data tra		risina odae	of SCK (M	crowire alter	nate)		
		ansmitted on				natoj		
	<u>SPI mode, (</u>							
		ansmitted on ansmitted on			icrowire alte	rnate)		
	0 = Data tra I2C mode:		nsing euge	; 01 30K				
		st be mainta	ned clear.					
bit 5	D/A: Data/A	Address bit (² C mode o	nly)				
	In I ² C Slave							
		es that the la es that the la						
bit 4		^{I)} (I ² C mode	-					
	1 = Indicate	es that a Sto	p bit has be	en detected	d last			
		t was not de						
bit 3		¹⁾ (I ² C mode	3,					
		es that a Sta t was not de		en detected	d last (this bit	t is '0' on Re	eset)	
bit 2	R/W: Read/	Write Inform	ation bit (I ²	C mode onl	y)			
					address ma	tch and is o	nly valid fror	n address
		e next Start	oit, Stop bit	or ACK bit.				
	1 = Read 0 = Write							
bit 1	UA: Update	Address bi	: (10-bit I ² C	mode only)				
	1 = Indicate	es that the u	ser needs t	o update the	e address in	the SSPADI	D register	
	0 = Addres	s does not r	leed to be u	pdated				
bit 0		Full Status b						
		<u>PI and I²C m</u> e complete, 3		full				
		e not complete,						
	<u>Transmit (In</u>	n I ² C mode o	only):					
		it in progres		·	6)			
	v = rransm	it complete,	SOLDOL IS	empty				
	Note 1: 7	This bit is cle	ared when	the SSP mo	dule is disab	led (i.e., the	SSPEN bit	is cleared).
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TER 10-2:	SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER 1 (ADDRESS 14h)									
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
	bit 7				·			bit 0		
bit 7	1 = An atte	be cleared i	e the SSPBL	JF register fai	led because	the SSP m	odule is bu	Sy		
bit 6			flow Indicate	vr hit						
Dit O	In SPI mod 1 = A new of ove must r mode, writing 0 = No ove	de: byte is rece rflow, the da read the SSI the overflow to the SSP erflow	ived while th ata in SSPSI PBUF, even	e SSPBUF re R is lost. Ove if only transm et since each	rflow can on itting data, to	ly occur in avoid sett	Slave mode	e. The user /. In Master		
	•	is received care" in Tra		SPBUF registe SSPOV mus		• .	•			
bit 5	<u>In SPI mod</u> 1 = Enable 0 = Disable	<u>le:</u> es serial port es serial por		Enable bit ⁽¹⁾ ires SCK, SD ures these pir			t pins			
	0 = Disable	es the serial es serial por	t and configu	figures the S ures these pir	is as I/O por	t pins				
	Note 1:	In both mo output.	des, when e	nabled, these	e pins must l	be properly	configured	as input or		
bit 4	In SPI mod 1 = Transm 0 = Transm In I ² C Slav SCK releas 1 = Enable	nit happens nit happens re mode: se control. e clock	on falling ed on rising ed	ge, receive or ge, receive or (Used to ens	falling edge	e. Idle state				
bit 3-0	SSPM<3:0	>: Synchroi	nous Serial F	Port Mode Se	ect bits					
	0001 = SP 0010 = SP 0100 = SP 0101 = SP 0101 = SP $0110 = I^{2}C$ $1011 = I^{2}C$ $1110 = I^{2}C$ $1111 = I^{2}C$	PI Master mo PI Master mo PI Master mo PI Slave moo C Slave mod C Slave mod C Slave mod C Slave mod C Slave mod C Slave mod	le, clock = S le, clock = S e, 7-bit addr e, 10-bit add Controlled M e, 7-bit addr e, 10-bit addr	OSC/16 OSC/64 TMR2 output/ CK pin. <u>SS</u> pi CK pin. SS pi ess	n control ena n control dis Slave Idle) and Stop bit rt and Stop b	abled. SS c	enabled	as I/O pin.		
	Legend:									
	R = Reada	ble bit	W = W	/ritable bit	U = Unimp	plemented b	oit, read as '	0'		
				:4 : 4		ما م م م م ا				


- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

FIGURE 10-1: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear bit SSPEN, reinitialize the SSPCON register and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISB register) appropriately programmed. That is:


- SDI must have TRISB<1> set
- SDO must have TRISB<2> cleared
- SCK (Master mode) must have TRISB<4> cleared
- SCK (Slave mode) must have TRISB<4> set
- SS must have TRISB<5> set
 - Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - **2:** If the SPI is used in Slave mode with CKE = 1, then the \overline{SS} pin control must be enabled.
 - 3: When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the state of SS pin can affect the state read back from the TRISB<5> bit. The Peripheral OE signal from the SSP module into PORTB controls the state that is read back from the TRISB<5> bit. If read-modify-write instructions, such as BSF are performed on the TRISB register while the SS pin is high, this will cause the TRISB<5> bit to be set, thus disabling the SDO output.

TABLE 10-1: REGISTERS ASSOCIATED WITH SPI OPERATION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, I		Valu all o Res	ther
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 (0000	- 0	0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 (0000	- 0	0000
86h	TRISB	PORTB	Data Dire	ction Regis	ster					1111 :	1111	1111	1111
13h	SSPBUF	Synchro	Synchronous Serial Port Receive Buffer/Transmit Register							XXXX X	xxxx	uuuu	uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000	0000	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.















10.3 SSP I²C Mode Operation

The SSP module in I²C mode fully implements all slave functions, except general call support and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RB4/SCK/SCL pin, which is the clock (SCL) and the RB1/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISB<4,1> bits.

The SSP module functions are enabled by setting SSP Enable bit, SSPEN (SSPCON<5>).

FIGURE 10-5: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I^2C operation:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Firmware Controlled Master mode with Start and Stop bit interrupts enabled, slave is Idle

Selection of any I^2C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISB bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I^2C module.

Additional information on SSP I²C operation may be found in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

10.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISB<4,1> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse:

- a) The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- b) The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF but bit, SSPIF (PIR1<3>), is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module, are shown in timing parameter #100 and parameter #101.

10.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF, is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) – on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

10.3.1.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON<6>), is set.

An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

10.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB4/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave device, the slave logic is reset (resets SSPSTAT register) and the slave device then monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP.

TABLE 10-2:	DATA TRANSFER RECEIVED BYTE ACTIONS
-------------	-------------------------------------

	ts as Data s Received	$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF		
BF	SSPOV			(SSP Interrupt occurs if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

FIGURE 10-6: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




FIGURE 10-7: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

Receiving Address $R\overline{W} = 1$	Transmitting Data ACK -
SDA A7 A6 A5 A4 A3 A2 A1	ACK / D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \ /
SCL SL 1122344567789	
Sampled	while CPU \ responds to SSPIF
SSPIF (PIR1<3>)	Cleared in software
BF (SSPSTAT<0>)	ii
CKP (SSPCON<4>)	From SSP Interrupt
	ii
	Set bit after writing to SSPBUF (the SSPBUF must be written to before the CKP bit can be set)

Г

10.3.2 MASTER MODE OPERATION

Master mode operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when the P bit is set or the bus is Idle and both the S and P bits are clear.

In Master mode operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISB<4,1> bit(s). The output level is always low, irrespective of the value(s) in PORTB<4,1>. So when transmitting data, a '1' data bit must have the TRISB<1> bit set (input) and a '0' data bit must have the TRISB<1> bit cleared (output). The same scenario is true for the SCL line with the TRISB<4> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode operation can be done with either the Slave mode Idle (SSPM3:SSPM0 = 1011) or with the Slave mode active. When both Master mode operation and Slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on Master mode operation, see AN554, "Software Implementation of l^2C Bus Master" (DS00554).

10.3.3 MULTI-MASTER MODE OPERATION

In Multi-Master mode operation, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set or the bus is Idle and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master mode operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISB<4,1>). There are two stages where this arbitration can be lost:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the Slave device continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

For more information on Multi-Master mode operation, see AN578, "Use of the SSP Module in the l^2C Multi-Master Environment" (DS00578).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		Valu all o Res	ther
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	—	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	—	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
13h	SSPBUF	Synchron	ous Seria	Port Rece	ive Buffer	/Transmi	t Register			xxxx	xxxx	uuuu	uuuu
93h	SSPADD	Synchron	ous Seria	l Port (l ² C r	node) Ad	dress Re	gister			0000	0000	0000	0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
94h	SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	0000	0000	0000	0000
86h	TRISB	PORTB Data Direction Register							1111	1111	1111	1111	

 TABLE 10-3:
 REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: Maintain these bits clear in I²C mode.

NOTES:

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has five inputs for 18/20 pin devices.

The conversion of an analog input signal results in a corresponding 10-bit digital number. The A/D module has a high and low-voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or a digital I/O.

Additional information on using the A/D module can be found in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

						,						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0				
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON				
	bit 7					•		bit 0				
bit 7-6	ADCS1:ADCS0: A/D Conversion Clock Select bits											
	If ADSC2 =											
	00 = Fosc											
	01 = Fosc 10 = Fosc	-										
		clock derived	d from the in	ternal A/D m	odule RC o	scillator)						
	If ADSC2 =					oomator)						
	00 = Fosc											
	01 = Fosc	/16										
	10 = Fosc	-										
	11 = FRC (clock derived	d from the in	ternal A/D m	odule RC o	scillator)						
bit 5-3		50: Analog C		ect bits								
		nnel 0 (RA0/										
		nnel 1 (RA1/ nnel 2 (RA2/										
		innel 3 (RA3/										
		nnel 4 (RA4/										
bit 2		: A/D Conve		bit								
	If ADON =	1:										
						/D conversion)						
				s (this bit is a	utomatically	/ cleared by ha	rdware wh	en the				
		onversion is o	• •									
bit 1	•	ented: Read	as '0'									
bit 0	ADON: A/I											
		onverter mod	•	•								
	0 = A/D converter module is shut-off and consumes no operating current											
	Legend:											
	R = Reada	able bit	VV = V	Vritable bit	U = Unir	nplemented bit	, read as ')'				
							,					

REGISTER 11-1: ADCON0: A/D CONTROL REGISTER 0 (ADDRESS 1Fh)

n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

REGISTER 11-2: ADCON1: A/D CONTROL REGISTER 1 (ADDRESS 9Fh)

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified, 6 Most Significant bits of ADRESH are read as '0'
 0 = Left justified, 6 Least Significant bits of ADRESL are read as '0'

bit 6 ADCS2: A/D Clock Divide by 2 Select bit

1 = A/D Clock source is divided by 2 when system clock is used 0 = Disabled

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits

PCFG	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	А	Α	Α	Α	AVdd	AVss	5/0
0001	A	VREF+	A	Α	А	AN3	AVss	4/1
0010	Α	Α	Α	Α	А	AVdd	AVss	5/0
0011	Α	VREF+	A	Α	А	AN3	AVss	4/1
0100	D	A	D	Α	А	AVdd	AVss	3/0
0101	D	VREF+	D	A	А	AN3	AVss	2/1
011x	D	D	D	D	D	AVdd	AVss	0/0
1000	A	VREF+	Vref-	Α	А	AN3	AN2	3/2
1001	А	А	Α	A	А	AVdd	AVss	5/0
1010	A	VREF+	A	Α	А	AN3	AVss	4/1
1011	A	VREF+	Vref-	Α	А	AN3	AN2	3/2
1100	Α	VREF+	Vref-	Α	А	AN3	AN2	3/2
1101	D	VREF+	Vref-	Α	А	AN3	AN2	2/2
1110	D	D	D	D	А	AVdd	AVss	1/0
1111	D	VREF+	Vref-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = Number of analog input channels/Number of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The ADRESH:ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the A/D Result register pair, the GO/DONE bit (ADCON0<2>) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 11-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.

To determine sample time, see **Section 11.1 "A/D Acquisition Requirements"**. After this sample time has elapsed, the A/D conversion can be started.

These steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete by either:
 - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

CHS<3:0> 100 RA4/AN4 011 RA3/AN3/VREF+ 010 RA2/AN2/VREF-Vin (Input Voltage) 001 RA1/AN1 000 AVDD RA0/AN0 A/D Converter VREF+ (Reference Voltage) PCFG<3:0> **VREF-**(Reference Voltage) AVss PCFG<3:0>

FIGURE 11-1: A/D BLOCK DIAGRAM

11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k Ω . As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).


EQUATION 11-1: ACQUISITION TIME

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
Tc	= TAMP + TC + TCOFF = $2 \mu s + TC + [(Temperature -25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ = CHOLD (RIC + RSS + RS) In(1/2047) = -120 pF (1 k Ω + 7 k Ω + 10 k Ω) In(0.0004885) = 16.47 μs
TACQ	= $2 \mu s + 16.47 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ = $19.72 \mu s$

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.





11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than 1.6 μ s and not greater than 6.4 μ s.

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

11.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current out of the device specification.

TABLE 11-1:	TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))
-------------	---

	AD Clock Source (TAD)	Maximum Davias Francesou	
Operation	ADCS<2>	ADCS<1:0>	Maximum Device Frequency
2 Tosc	0	0.0	1.25 MHz
4 Tosc	1	00	2.5 MHz
8 Tosc	0	01	5 MHz
16 Tosc	1	01	10 MHz
32 Tosc	0	10	20 MHz
64 Tosc	1	10	20 MHz
RC ^(1,2,3)	Х	11	(Note 1)

Note 1: The RC source has a typical TAD time of 4 µs but can vary between 2-6 µs.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 15.0 "Electrical Characteristics".

11.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2-TAD wait is required before the next acquisition is started. After this 2-TAD wait, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

In Figure 11-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

11.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16 bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 11-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 11-3: A/D CONVERSION TAD CYCLES





FIGURE 11-4: A/D RESULT JUSTIFICATION



11.5 A/D Operation During Sleep

The A/D module can operate during Sleep mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in Sleep, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in Sleep, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

11.6 Effects of a Reset

A device Reset forces all registers to their Reset state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

11.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRESH: ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	—	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRESH	A/D Res	ult Regist	er High By	/te					xxxx xxxx	uuuu uuuu
9Eh	ADRESL	A/D Res	ult Regist	er Low By	te					xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2	_	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA5 PORTA Data Direction Register						1111 1111

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

NOTES:

12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection:

- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in Reset while the power supply stabilizes and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very low current power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

12.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space which can be accessed only during programming.

REGISTER 12-1: CONFIGURATION WORD (ADDRESS 2007h)⁽¹⁾

R/P-1 R/P-1	R/P-1 R	2/P-1 I	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	, R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
CP CCPMX	DEBUG W	/RT1 \	WRT0	CPD	LVP	BOREN	MCLRE	Fosc2	PWRTEN	WDTEN	Fosc1	Fosc0
bit 13												bit 0
bit 13	CP: Flash 1 = Code p 0 = All mer	protectio	on off									
bit 12	CCPMX: C 1 = CCP1 f 0 = CCP1 f	functior	n on RE	32	t							
bit 11	DEBUG: In 1 = In-circu 0 = In-circu	uit debu	igger di	sabled	, RB6 a	and RB7 a						
bit 10-9	WRT1:WR For PIC16F 11 = Write 10 = 000h 01 = 000h For PIC16F 11 = Write 10 = 0000h 01 = 0000h 00 = 0000h	<u>F818:</u> protect to 01FF to 03FF <u>F819:</u> protect n to 01F n to 03F	tion off F write- F write- tion off FFh wri FFh wri	protect protect te-prote te-prote	ed, 020 ed ected, 0	00 to 03F 0200h to (0400h to (F may be 07FFh m 07FFh m	ay be may be	odified by I odified by I	EECON c EECON c	ontrol	
bit 8	CPD: Data 1 = Code p 0 = Data E	orotectio	on off									
bit 7	LVP: Low-Y 1 = RB3/P0 0 = RB3/P0	GM pin	has P	GM fun	ction, lo	ow-voltag				ogrammii	ng	
bit 6	BOREN: B 1 = BOR e 0 = BOR d	nabled		et Enat	ole bit							
bit 5	MCLRE: R 1 = RA5/M 0 = RA5/M	CLR pi	n functi	on is N	1CLR		internally	/ tied to	Vdd			
bit 3	PWRTEN: 1 = PWRT 0 = PWRT	disable	ed	ier Ena	ble bit							
bit 2	WDTEN: W 1 = WDT e 0 = WDT d	nabled	-	er Enab	le bit							
bit 4, 1-0	100 = INTF 011 = EXT 010 = HS 0 001 = XT 0 000 = LP 0	RC osc RC oscil (OSC1/ RC osci (CLK; poscillato oscillato	cillator; cillator; C llator; C CLKI pi illator; p ort I/O or or	CLKO port I/C LKO fu n port I/O function	function of function nction of function n on RA	n on RA6, on on RA on RA6/OS on on both A6/OSC2/	6/OSC2/ SC2/CLK n RA6/OS /CLKO pi	CLKÓ pi O pin an SC2/CLK n	in d port I/O fi	RA7/OS0		pin
г			``	. 0		·		-				
	Legend: R = Readat	ole bit		P = P	rogram	mable bit	U =	Unimple	emented bi	it, read as	s '1'	

12.2 Reset

The PIC16F818/819 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Reset during normal operation
- WDT wake-up during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during Sleep, and Brownout Reset (BOR). They are not affected by a WDT wake-up which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different Reset situations as indicated in Table 12-3. These bits are used in software to determine the nature of the Reset. Upon a POR, BOR or wake-up from Sleep, the CPU requires approximately 5-10 µs to become ready for code execution. This delay runs in parallel with any other timers. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 12-1.




FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

12.3 MCLR


PIC16F818/819 device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

The RA5/ $\overline{\text{MCLR}}$ pin can be configured for $\overline{\text{MCLR}}$ (default) or as an I/O pin (RA5). This is configured through the MCLRE bit in the Configuration register.

FIGURE 12-2: RECOMMENDED MCLR CIRCUIT



12.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V-1.7V). To take advantage of the POR, tie the \underline{MCLR} pin to VDD as described in Section 12.3 "MCLR". A maximum rise time for VDD is specified. See Section 15.0 "Electrical Characteristics" for details.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. For more information, see Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

12.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC16F818/819 is a counter that uses the INTRC oscillator as the clock input. This yields a count of 72 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC and will vary from chip-to-chip due to temperature and process variation. See DC parameter #33 for details.

The PWRT is enabled by clearing configuration bit, PWRTEN.

12.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep.

12.7 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter #D005, about 4V) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a Reset may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer (if enabled) will keep the device in Reset for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. Unlike previous PIC16 devices, the PWRT is no longer automatically enabled when the Brown-out Reset circuit is enabled. The PWRTEN and BOREN configuration bits are independent of each other.

12.8 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F818/819 device operating in parallel.

Table 12-3 shows the Reset conditions for the Status, PCON and PC registers, while Table 12-4 shows the Reset conditions for all the registers.

12.9 Power Control/Status Register (PCON)

The Power Control/Status register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if

TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is Power-on Reset Status bit, POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oscillator	Power-u	р	Brown-out R	Wake-up	
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • TOSC	1024 • Tosc	1024 • Tosc
EXTRC, EXTCLK, INTRC	TPWRT	5-10 μs ⁽¹⁾	Tpwrt	5-10 μs ⁽¹⁾	5-10 μs ⁽¹⁾

Note 1: CPU start-up is always invoked on POR, BOR and wake-up from Sleep.

TABLE 12-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	
0	х	1	1	Power-on Reset
0	x	0	х	Illegal, TO is set on POR
0	x	х	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep

Legend: u = unchanged, x = unknown

TABLE 12-3: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 Ouuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 12-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt			
W	xxxx xxxx	นนนน นนนน	uuuu uuuu			
INDF	N/A	N/A	N/A			
TMR0	xxxx xxxx	<u>uuuu</u> uuuu	<u>uuuu</u> uuuu			
PCL	0000h	0000h	PC + 1(2)			
STATUS	0001 1xxx	000q quuu (3)	uuuq quuu ⁽³⁾			
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PORTA	xxx0 0000	uuu0 0000	uuuu uuuu			
PORTB	xxxx xxxx	<u>uuuu</u> uuuu	uuuu uuuu			
PCLATH	0 0000	0 0000	u uuuu			
INTCON	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾			
PIR1	-0 0000	-0 0000	-u uuuu (1)			
PIR2	0	0	(1)			
TMR1L		uuuu uuuu	 uuuu uuuu			
TMR1H		uuuu uuuu	uuuu uuuu			
T1CON	00 0000	uu uuuu	uu uuuu			
TMR2	0000 0000	0000 0000	uuuu uuuu			
T2CON	-000 0000	-000 0000	-uuu uuuu			
SSPBUF	XXXX XXXX	uuuu uuuu	uuuu uuuu			
SSPCON	0000 0000	0000 0000	uuuu uuuu			
CCPR1L	xxxx xxxx	<u>uuuu</u> uuuu	uuuu uuuu			
CCPR1H	xxxx xxxx	<u>uuuu</u> uuuu	uuuu uuuu			
CCP1CON	00 0000	00 0000	uu uuuu			
ADRESH	xxxx xxxx	<u>uuuu</u> uuuu	<u>uuuu</u> uuuu			
ADCON0	0000 00-0	0000 00-0	uuuu uu-u			
OPTION	1111 1111	1111 1111	uuuu uuuu			
TRISA	1111 1111	1111 1111	uuuu uuuu			
TRISB	1111 1111	1111 1111	uuuu uuuu			
PIE1	-0 0000	-0 0000	-u uuuu			
PIE2	0	0	u			
PCON	dd	uu	uu			
OSCCON	-000 -0	-000 -0	-uuu -u			
OSCTUNE	00 0000	00 0000	uu uuuu			
PR2	1111 1111	1111 1111	1111 1111			
SSPADD	0000 0000	0000 0000	uuuu uuuu			
SSPSTAT	0000 0000	0000 0000	uuuu uuuu			
ADRESL	XXXX XXXX	uuuu uuuu	นนนน นนนน			
ADCON1	00 0000	00 0000	uu uuuu			
EEDATA	XXXX XXXX	սսսս սսսս	սսսս սսսս			
EEADR	xxxx xxxx	սսսս սսսս	นนนน นนนน			
EEDATH	xx xxxx	uu uuuu	uu uuuu			
EEADRH	xxx	uuu	uuu			
EECON1	xx x000	ux u000	uu uuuu			
EECON2						

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved maintain clear

Note 1: One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 12-3 for Reset value for specific conditions.

FIGURE 12-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH PULL-UP RESISTOR)




FIGURE 12-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 1





FIGURE 12-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 2






FIGURE 12-6: SLOW RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)

12.10 Interrupts

The PIC16F818/819 has up to nine sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual	interr	interrupt		flag bits		set	
	regardless	of	of the		status		their	
	corresponding mask bit or the GIE bit.							

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1 and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs, relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.




FIGURE 12-7: INTERRUPT LOGIC

12.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising if bit INTEDG (OPTION<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit, INTF (INTCON<1>), is set. This interrupt can be disabled by clearing enable bit, INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep if bit INTE was set prior to going into Sleep. The status of Global Interrupt Enable bit, GIE decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 12.13** "**Power-Down Mode** (**Sleep**)" for details on Sleep mode.

12.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>) (see **Section 6.0 "Timer0 Module"**).

12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<4>). See Section 3.2 "EECON1 and EECON2 Registers".

12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, Status registers). This will have to be implemented in software as shown in Example 12-1.

For PIC16F818 devices, the upper 64 bytes of each bank are common. Temporary holding registers, W_TEMP and STATUS_TEMP, should be placed here. These 64 locations do not require banking and therefore, make it easier for context save and restore.

For PIC16F819 devices, the upper 16 bytes of each bank are common.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

MOVW	—	;Copy W to TEMP register
SWAF	F STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVW	F STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(IS	R)	;Insert user code here
:		
SWAP	F STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVW	F STATUS	;Move W into STATUS register
SWAF	F W_TEMP,F	;Swap W_TEMP
SWAP	F W_TEMP,W	;Swap W_TEMP into W

12.12 Watchdog Timer (WDT)

For PIC16F818/819 devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the INTRC (31.25 kHz) oscillator is enabled. The nominal WDT period is 16 ms and has the same accuracy as the INTRC oscillator.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer wake-up). The TO bit in the Status register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit, WDTEN (see **Section 12.1 "Configuration Bits**"). WDT time-out period values may be found in **Section 15.0** "**Electrical Characteristics**" under parameter #31. Values for the WDT prescaler (actually a postscaler but shared with the Timer0 prescaler) may be assigned using the Option register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT and prevent it from timing out and generating a device Reset condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared but the prescaler assignment is not changed.




FIGURE 12-8: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 12-5: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
81h,181h	Option	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
2007h	Configuration bits	LVP	BOREN	MVCLRE	Fosc2	PWRTEN	WDTEN	Fosc1	Fosc0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of these bits.

12.13 Power-Down Mode (Sleep)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (Status<3>) is cleared, the \overline{TO} (Status<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or VSs for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

12.13.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the Status register can be used to determine the cause of the device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in Slave mode (SPI/I²C).
- 6. A/D conversion (when A/D clock source is RC).
- 7. EEPROM write operation completion.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

, Q1 Q2 Q3 Q4 , Q1 Q2 Q3 Q4	4 Q1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4¦ (Q1 Q2 Q3 Q4
0SC1 /____\					
СLКО ⁽⁴⁾			\\		
INT pin				1	1
INTF Flag			I I	1	i
(INTCON<1>)			Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)	Processor in	i		I 	I
	Sleep	i	I I	1 1	1 1
INSTRUCTION FLOW		1	1 I	1	!
PC X PC X PC+1	PC+2	PC+2	X PC + 2 X	0004h X	0005h
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		Inst(PC + 2)		Inst(0004h)	Inst(0005h)
Instruction Executed { Inst(PC – 1) Sleep		Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
 XT, HS or LP Oscillator mode assum Tost = 1024 Tosc (drawing not to sc 		o thoro for PC O	scillator modo		
3: GIE = 1 assumed. In this case, after					
If GIE = 0, execution will continue in-					
4. CLKO is not available in these oscilla	ator modes but shown he	re for timing refe	rence		

4: CLKO is not available in these oscillator modes but shown here for timing reference.

12.14 In-Circuit Debugger

When the DEBUG bit in the configuration word is programmed to a '0', the in-circuit debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-6 shows which features are consumed by the background debugger.

I/O pins	RB6, RB7
Stack	1 level
Program Memory	Address 0000h must be NOP
	Last 100h words
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB-0x1EF

To use the in-circuit debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the in-circuit debugger module available from Microchip or one of the third party development tool companies.

12.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

12.16 ID Locations


Four memory locations (2000h-2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

12.17 In-Circuit Serial Programming

PIC16F818/819 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage (see Figure 12-10 for an example). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For more information on serial programming, please refer to the *PIC16F818/819 Flash Memory Programming Specification* (DS39603).

FIGURE 12-10: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



12.18 Low-Voltage ICSP Programming

The LVP bit of the Configuration Word register enables Low-Voltage ICSP Programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. If Low-Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming mode is entered with VIHH on MCLR. The LVP bit can only be changed when using high voltage on MCLR.

It should be noted that once the LVP bit is programmed to '0', only the High-Voltage Programming mode is available and only this mode can be used to program the device.

When using Low-Voltage ICSP, the part must be supplied at 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the code-protect bits from an on state to an off state. For all other cases of low-voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs or user code can be reprogrammed or added.

The following LVP steps assume the LVP bit is set in the Configuration register.

- 1. Apply VDD to the VDD pin.
- 2. Drive MCLR low.
- 3. Apply VDD to the RB3/PGM pin.
- 4. Apply VDD to the $\overline{\text{MCLR}}$ pin.
- 5. Follow with the associated programming steps.

Note 1: The High-Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.

- 2: While in Low-Voltage ICSP mode (LVP = 1), the RB3 pin can no longer be used as a general purpose I/O pin.
- 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
- 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal operating mode. If RB3 floats high, the PIC16F818/819 device will enter programming mode.
- 5: LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the Configuration register.
- 6: Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

NOTES:

13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASM[™] assembler. A complete description of each instruction is also available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods. For an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future PIC16F818/819 products, do not
	use the OPTION and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

13.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 13-2: PIC16F818/819 INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	14-Bit Opcode			Status	Noto	
		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1, 2,
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1, 2,
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	z	1, 2
MOVF	f, d	Move f	1	00	1000		ffff	z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff		_	-, _
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101		ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100		ffff	C	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110		ffff	0, 00, 2	1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110		ffff	z	1, 2
	i, u	BIT-ORIENTED FILE R	•			uIII	LLLL	L	1, 2
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01		bfff			1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb				3
	., 2	LITERAL AND CON	, ,	-	1100	N III			Ũ
ADDLW	k	Add literal and W	1	11	111 v	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk		Z, 20, 2	
CALL	k	Call subroutine	2	10		kkkk		2	
	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10		kkkk		10,10	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLW	k	Move literal to W	1	11		kkkk		2	
RETFIE	-	Return from interrupt	2	00	0000	0000	кккк 1001		
RETLW		Return with literal in W	2						
	k -	Return with literal in w	2	11 00		kkkk			
RETURN					0000		1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW XORLW	k	Subtract W from literal	1	11		kkkk		C, DC, Z	
	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

external device, the data will be written back with a '0'.
If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[®] Mid-Range MCU Family Reference Manual (DS33023).

13.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f	
Syntax:	[<i>label</i>] BSF f,b	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$	
Operation:	$1 \rightarrow (f < b >)$	
Status Affected:	None	
Description:	Bit 'b' in register 'f' is set.	

BTFSS	Bit Test f, Skip if Set		
Syntax:	[label] BTFSS f,b		
Operands:	$0 \le f \le 127$ $0 \le b < 7$		
Operation:	skip if (f) = 1		
Status Affected:	None		
Description:	If bit 'b' in register 'f' = 0, the next instruction is executed. If bit 'b' = 1, then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.		

CLRF	Clear f	
Syntax:	[label] CLRF f	
Operands:	$0 \le f \le 127$	
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$	
Status Affected:	Z	
Description:	The contents of register 'f' are cleared and the Z bit is set.	

BTFSC	Bit Test, Skip if Clear		
Syntax:	[label] BTFSC f,b		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$		
Operation:	skip if (f) = 0		
Status Affected:	None		
Description:	If bit 'b' in register 'f' = 1, the next instruction is executed. If bit 'b' in register 'f' = 0, the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.		

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>] CALL k	Syntax:	[label] CLRWDT
Operands:	$0 \le k \le 2047$	Operands:	None
Operation:	(PC) + 1 → TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>	Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \end{array}$
Status Affected:	None		$1 \rightarrow PD$
Description:	Call subroutine. First, return	Status Affected:	TO, PD
address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits<10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.	

COMF	Complement f		
Syntax:	[<i>label</i>] COMF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(f) \rightarrow (destination)		
Status Affected:	Z		
Description:	The contents of register 'f' are complemented. If 'd' = 0, the result is stored in W. If 'd' = 1, the result is stored back in register 'f'.		

GOTO	Unconditional Branch		
Syntax:	[<i>label</i>] GOTO k		
Operands:	$0 \le k \le 2047$		
Operation:	$k \rightarrow PC < 10:0>$ PCLATH<4:3> \rightarrow PC<12:11>		
Status Affected:	None		
Description:	None GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits<10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.		

DECF	Decrement f		
Syntax:	[label] DECF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(f) - 1 \rightarrow (destination)		
Status Affected:	Z		
Description:	Z Decrement register 'f'. If 'd' = 0, the result is stored in the W regis- ter. If 'd' = 1, the result is stored back in register 'f'.		

INCF	Increment f		
Syntax:	[<i>label</i>] INCF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(f) + 1 \rightarrow (destination)		
Status Affected:	Z		
Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.		

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', then a NOP is executed instead, making it a 2 TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', a NOP is executed instead, mak- ing it a 2 TCY instruction.

IORLW	Inclusive OR Literal with W		
Syntax:	[<i>label</i>] IORLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .OR. $k \rightarrow$ (W)		
Status Affected:	Z		
Description:	The contents of the W register are OR'd with the eight-bit literal 'k'. The result is placed in the W register.		

MOVLW	Move Literal to W		
Syntax:	[<i>label</i>] MOVLW k		
Operands:	$0 \le k \le 255$		
Operation:	$k \rightarrow (W)$		
Status Affected:	None		
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's.		

IORWF	Inclusive OR W with f		
Syntax:	[label] IORWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		
Operation:	(W) .OR. (f) \rightarrow (destination)		
Status Affected:	Z		
Description:	Inclusive OR the W register with register 'f'. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.		

MOVWF	Move W to f		
Syntax:	[label] MOVWF f		
Operands:	$0 \le f \le 127$		
Operation:	$(W) \to (f)$		
Status Affected:	None		
Description:	Move data from W register to register 'f'.		

MOVF	Move f		
Syntax:	[label] MOVF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) \rightarrow (destination)		
Status Affected:	Z		
Description:	Z The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If 'd' = 0, the destination is W register. If 'd' = 1, the destination is file regis- ter 'f' itself. 'd' = 1 is useful to test a file register, since status flag Z is affected.		

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d
Operands:	None	Operands:	$0 \le f \le 127$
Operation:	$TOS \rightarrow PC$,		d ∈ [0,1]
	$1 \rightarrow \text{GIE}$	Operation:	See description below
Status Affected:	None	Status Affected:	С
		Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is stored back in register 'f'. Register f

Return with Literal in W	RRF	Rotate Right f through Carry
[<i>label</i>] RETLW k	Syntax:	[label] RRF f,d
$0 \le k \le 255$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
$TOS \rightarrow PC$	Operation:	See description below
None	Status Affected:	С
The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.
	[<i>label</i>] RETLW k $0 \le k \le 255$ $k \to (W);$ TOS $\to PC$ None The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address).	[label]RETLWSyntax: $0 \le k \le 255$ Operands: $k \to (W);$ TOS \to PCNoneStatus Affected:The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address).Description:

>	С	•	Register f	-

RETURN	Return from Subroutine	SLEEP					
Syntax:	[label] RETURN	Syntax:	[label] SLEEP				
Operands:	None	Operands:	None				
Operation: Status Affected:	$TOS \rightarrow PC$ None	Operation:	00h \rightarrow WDT, 0 \rightarrow WDT prescaler, 1 \rightarrow TO,				
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program	Status Affected:	$\begin{array}{c} 1 \rightarrow \underline{10}, \\ 0 \rightarrow \underline{PD} \\ \hline \overline{10}, \overline{PD} \end{array}$				
	counter. This is a two-cycle instruction.	Description:	The power-down status bit, \overline{PD} , is cleared. Time-out status bit, \overline{TO} , is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep				

The processor is put into Sleep mode with the oscillator stopped.

SUBLW	Subtract W from Literal						
Syntax:	[<i>label</i>] SUBLW k						
Operands:	$0 \le k \le 255$						
Operation:	$k \text{ - } (W) \to (W)$						
Status Affected:	C, DC, Z						
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.						

XORLW	Exclusive OR Literal with W					
Syntax:	[<i>label</i>] XORLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.					

SUBWF	Subtract W from f						
Syntax:	[label] SUBWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$						
Operation:	(f) - (W) \rightarrow (destination)						
Status Affected:	C, DC, Z						
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.						

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' = 0, the result is placed in W register. If 'd' = 1, the result is placed in register 'f'.

14.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ[®]
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

14.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

14.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

14.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

14.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

14.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

14.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

14.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

14.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

14.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

14.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C68X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

14.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

14.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

14.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

14.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow on-board hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

14.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

14.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

14.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

14.22 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

14.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

14.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor


Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.


NOTES:


15.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	-0.3 to +14V
Total power dissipation (Note 1)	1W
Maximum current out of Vss pin	200 mA
Maximum current into VDD pin	200 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA	100 mA
Maximum current sourced by PORTA	100 mA
Maximum current sunk by PORTB	100 mA
Maximum current sourced by PORTB	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-V$ C)	он) x IOH} + ∑(VOI x IOL)
 Voltage spikes at the MCLR pin may cause latch-up. A series resistor of greater that to pull MCLR to VDD, rather than tying the pin directly to VDD. 	an 1 k Ω should be used

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







15.1 DC Characteristics: Supply Voltage PIC16F818/819 (Industrial) PIC16LF818/819 (Industrial)

PIC16LF8 (Indus							ons (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial
PIC16F81 (Indus		Standard Operating Conditions (unless otherwise state Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for indu					ons (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial
Param No. Symbol Characteristic			Min	Тур	Max	Units	Conditions
	Vdd	Supply Voltage					
D001		PIC16LF818/819	2.0	_	5.5	V	HS, XT, RC and LP Oscillator mode
D001		PIC16F818/819	4.0	—	5.5	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	—	0.7	V	See Section 12.4 "Power-on Reset (POR)", for details
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	_	V/ms	See Section 12.4 "Power-on Reset (POR)", for details
	VBOR	Brown-out Reset Voltage					
D005		PIC16LF818/819	3.65	_	4.35	V	
D005		PIC16F818/819	3.65	_	4.35	V	FMAX = 14 MHz ⁽²⁾

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

PIC16LF8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC16F8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Units	Conditions			
	Power-down Current (IPD)	(1)						
	PIC16LF818/819	0.1	0.4	μΑ	-40°C			
		0.1	0.4	μA	+25°C	VDD = 2.0V		
		0.4	1.5	μΑ	+85°C			
	PIC16LF818/819	0.3	0.5	μA	-40°C			
		0.3	0.5	μA	+25°C	VDD = 3.0V		
		0.7	1.7	μA	+85°C			
	All devices	0.6	1.0	μΑ	-40°C			
		0.6	1.0	μΑ	+25°C	VDD = 5.0V		
		1.2	5.0	μA	+85°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF818/819 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC16F8 (Indu		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	ons						
	Supply Current (IDD) ^(2,3)									
	PIC16LF818/819	9	20	μΑ	-40°C					
		7	15	μΑ	+25°C	VDD = 2.0V				
		7	15	μΑ	+85°C					
	PIC16LF818/819	16	30	μA	-40°C					
		14	25	μΑ	+25°C	VDD = 3.0V	Fosc = 32 kHz (LP Oscillator)			
		14	25	μΑ	+85°C		(=. 00000000)			
	All devices	32	40	μΑ	-40°C					
		26	35	μA	+25°C	VDD = 5.0V				
		26	35	μΑ	+85°C					
	PIC16LF818/819	72	95	μΑ	-40°C					
		76	90	μA	+25°C	VDD = 2.0V				
		76	90	μA	+85°C					
	PIC16LF818/819	138	175	μA	-40°C		Fosc = 1 MHz			
		136	170	μΑ	+25°C	VDD = 3.0V	(RC Oscillator) ⁽³⁾			
		136	170	μΑ	+85°C		· · · · · · · · · · · · · · · · · · ·			
	All devices	310	380	μΑ	-40°C					
		290	360	μΑ	+25°C	VDD = 5.0V				
		280	360	μΑ	+85°C					
	PIC16LF818/819	270	315	μΑ	-40°C	4				
		280	310	μΑ	+25°C	VDD = 2.0V				
		285	310	μΑ	+85°C	ļ				
	PIC16LF818/819	460	610	μΑ	-40°C	4	Fosc = 4 MHz			
		450	600	μΑ	+25°C	VDD = 3.0V	(RC Oscillator) ⁽³⁾			
		450	600	μΑ	+85°C					
	All devices	900	1060	μΑ	-40°C	4				
		890	1050	μΑ	+25°C	VDD = 5.0V				
		890	1050	μΑ	+85°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

PIC16LF8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F81 (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Units		Cond	litions		
	Supply Current (IDD) ^(2,3)								
	All devices	1.8	2.3	mA	-40°C				
		1.6	2.2	mA	+25°C	VDD = 4.0V			
		1.3	2.2	mA	+85°C		Fosc = 20 MHz		
	All devices	3.0	4.2	mA	-40°C		(HS Oscillator)		
		2.5	4.0	mA	+25°C	VDD = 5.0V			
		2.5	4.0	mA	+85°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

PIC16LF (Indu			rd Oper ng temp			ss otherwise state $\Gamma_A \leq +85^{\circ}C$ for indus			
PIC16F8 (Indu			rd Oper ng temp			ss otherwise state $TA \leq +85^{\circ}C$ for indus			
Param No.	Device	Тур	itions						
	Supply Current (IDD) ^(2,3)								
	PIC16LF818/819	8	20	μA	-40°C				
		7	15	μA	+25°C	VDD = 2.0V			
		7	15	μΑ	+85°C				
	PIC16LF818/819	16	30	μA	-40°C		Fosc = 31.25 kHz		
		14	25	μΑ	+25°C	VDD = 3.0V	(RC_RUN mode,		
		14	25	μΑ	+85°C		Internal RC Oscillator)		
	All devices	32	40	μΑ	-40°C				
		29	35	μΑ	+25°C	VDD = 5.0V			
		29	35	μΑ	+85°C				
	PIC16LF818/819	132	160	μΑ	-40°C				
		126	155	μΑ	+25°C	VDD = 2.0V			
		126	155	μΑ	+85°C				
	PIC16LF818/819	260	310	μΑ	-40°C		Fosc = 1 MHz		
		230	300	μΑ	+25°C	VDD = 3.0V	(RC_RUN mode,		
		230	300	μΑ	+85°C		Internal RC Oscillator)		
	All devices	560	690	μΑ	-40°C	_			
		500	650	μΑ	+25°C	VDD = 5.0V			
		500	650	μΑ	+85°C				
	PIC16LF818/819	310	420	μΑ	-40°C	_			
		300	410	μΑ	+25°C	VDD = 2.0V			
		300	410	μΑ	+85°C	ļ			
	PIC16LF818/819	550	650	μΑ	-40°C	4	Fosc = 4 MHz		
		530	620	μΑ	+25°C	VDD = 3.0V	(RC_RUN mode,		
		530	620	μΑ	+85°C		Internal RC Oscillator)		
	All devices	1.2	1.5	mA	-40°C	4			
		1.1	1.4	mA	+25°C	VDD = 5.0V			
		1.1	1.4	mA	+85°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

PIC16LF8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F81 (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Units		Cond	litions		
	Supply Current (IDD) ^(2,3)								
	PIC16LF818/819	.950	1.3	mA	-40°C				
		.930	1.2	mA	+25°C	Vdd = 3.0V			
		.930	1.2	mA	+85°C		Fosc = 8 MHz (RC RUN mode,		
	All devices	1.8	3.0	mA	-40°C		Internal RC Oscillator)		
		1.7	2.8	mA	+25°C	VDD = 5.0V	,		
		1.7	2.8	mA	+85°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

PIC16LF (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Cond	itions		
	Module Differential Currer	nts (Alw	от, ∆Іво	R, ∆ILVD	, Δ IOSCB, Δ IAD)				
D022	Watchdog Timer	1.5	3.8	μA	-40°C				
(∆IWDT)		2.2	3.8	μΑ	+25°C	VDD = 2.0V			
		2.7	4.0	μA	+85°C				
		2.3	4.6	μΑ	-40°C				
		2.7	4.6	μΑ	+25°C	VDD = 3.0V			
		3.1	4.8	μΑ	+85°C				
		3.0	10.0	μΑ	-40°C				
		3.3	10.0	μA	+25°C	VDD = 5.0V			
		3.9	13.0	μA	+85°C				
D022A (∆IBOR)	Brown-out Reset	40	60	μA	-40°C to +85°C	Vdd = 5.0V			
D025	Timer1 Oscillator	1.7	2.3	μA	-40°C				
(∆IOSCB)		1.8	2.3	μA	+25°C	VDD = 2.0V			
		2.0	2.3	μΑ	+85°C				
		2.2	3.8	μΑ	-40°C				
		2.6	3.8	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1		
		2.9	3.8	μΑ	+85°C				
		3.0	6.0	μA	-40°C				
		3.2	6.0	μA	+25°C	VDD = 5.0V			
		3.4	7.0	μΑ	+85°C				
D026	A/D Converter	0.001	2.0	μA	-40°C to +85°C	VDD = 2.0V			
(Δ IAD)		0.001	2.0	μA	-40°C to +85°C	VDD = 3.0V	A/D on, not converting		
		0.003	2.0	μA	-40°C to +85°C	VDD = 5.0V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

15.3 DC Characteristics: Internal RC Accuracy PIC16F818/819 (Industrial) PIC16LF818/819 (Industrial)

	F818/819 ustrial)	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	PIC16F818/819 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial										
Param No.	Device Min Typ Max Units C.			Con	ditions						
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾										
	PIC16LF818/819	-2	±1	2	%	+25°C	VDD = 2.7-3.3V				
		-5	_	5	%	-10°C to +85°C	VDD = 2.7-3.3V				
		-10	_	10	%	-40°C to +85°C	VDD = 2.7-3.3V				
	PIC16F818/819	-2	±1	2	%	+25°C	VDD = 4.5-5.5V				
		-5	_	5	%	-10°C to +85°C	VDD = 4.5-5.5V				
		-10	_	10	%	-40°C to +85°C	VDD = 4.5-5.5V				
	INTRC Accuracy @ Freq = 31 kHz ⁽²⁾										
	PIC16LF818/819	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V				
	PIC16F818/819	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V				

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

15.4 DC Characteristics: PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial)

	ARACTI	ERISTICS	Operating	tempe voltag	erature e VDD ran	-40°C -40°C ge as c	itions (unless otherwise stated) $40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $40^{\circ}C \le TA \le +125^{\circ}C$ for extended e as described in Section 15.1 "DC Ditage".		
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss	—	0.15 Vdd	V	For entire VDD range		
D030A			Vss	—	0.8V	V	$4.5V \le VDD \le 5.5V$		
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V			
D032		MCLR, OSC1 (in RC mode)	Vss		0.2 Vdd	V	(Note 1)		
D033		OSC1 (in XT and LP mode)	Vss	—	0.3V	V			
		OSC1 (in HS mode)	Vss	—	0.3 Vdd	V			
		Ports RB1 and RB4:							
D034		with Schmitt Trigger buffer	Vss	—	0.3 Vdd	V	For entire VDD range		
	Vih	Input High Voltage		•					
		I/O ports:							
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \le VDD \le 5.5V$		
D040A			0.25 Vdd + 0.8V	_	Vdd	V	For entire VDD range		
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	For entire VDD range		
D042		MCLR	0.8 Vdd	—	Vdd	V			
D042A		OSC1 (in XT and LP mode)	1.6V	—	Vdd	V			
		OSC1 (in HS mode)	0.7 Vdd	—	Vdd	V			
D043		OSC1 (in RC mode)	0.9 Vdd	—	Vdd	V	(Note 1)		
		Ports RB1 and RB4:							
D044		with Schmitt Trigger buffer	0.7 Vdd	—	Vdd	V	For entire VDD range		
D070	Ipurb	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS		
	lı∟	Input Leakage Current (Notes	2, 3)			-			
D060		I/O ports	_	—	±1	μA	Vss ≤ VPIN ≤ VDD, pin at high-impedance		
D061		MCLR	—	—	±5	μA	$Vss \le VPIN \le VDD$		
D063		OSC1	_	—	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F818/819 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

15.4 DC Characteristics: PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

	ARACTI	ERISTICS	Operating temperature -40° -40° Operating voltage VDD range as Characteristics: Supply Voltage							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
	Vol	Output Low Voltage								
D080		I/O ports	_	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C			
D083		OSC2/CLKO (RC osc config)	_	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +125°C			
	Vон	Output High Voltage								
D090		I/O ports (Note 3)	VDD - 0.7	—	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +125°C			
D092		OSC2/CLKO (RC osc config)	Vdd - 0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +125°С			
		Capacitive Loading Specs on	Output Pin	S						
D100	Cosc2	OSC2 pin	_	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	—	50	pF				
D102	Св	SCL, SDA in I ² C mode	—	—	400	pF				
		Data EEPROM Memory		11						
D120	ED	Endurance	100K	1M		E/W	-40°C to +85°C			
			10K	100K		E/W	+85°C to +125°C			
D121	Vdrw	VDD for read/write	VMIN	—	5.5	V	Using EECON to read/write, VMIN = min. operating voltage			
D122	TDEW	Erase/write cycle time	—	4	8	ms				
		Program Flash Memory					1			
D130	Eр	Endurance	10K	100K		E/W	-40°C to +85°C			
_			1K	10K		E/W	+85°C to +125°C			
D131	Vpr	VDD for read	Vmin	—	5.5	V				
D132A		VDD for erase/write	Vmin		5.5	V	Using EECON to read/write, VMIN = min. operating voltage			
D133	TPE	Erase cycle time		2	4	ms				
D134	TPW	Write cycle time	—	2	4	ms				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F818/819 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

15.5 Timing Parameter Symbology

The timing parameter symbols have been created using one of the following formats:

1. TppS2pp	oS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	se letters (pp) and their meanings:		
рр			
СС	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercas	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (High-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I	² C specifications only)		
CC	· · · · · · · · · · · · · · · · · · ·		
HD	Hold	SU	Setup
ST			-
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

FIGURE 15-3: LOAD CONDITIONS






TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKI Frequency (Note 1)	DC	_	1	MHz	XT and RC Osc mode
			DC	—	20	MHz	HS Osc mode
			DC	—	32	kHz	LP Osc mode
		Oscillator Frequency (Note 1)	DC	—	4	MHz	RC Osc mode
			0.1	—	4	MHz	XT Osc mode
			4	—	20	MHz	HS Osc mode
			5	_	200	kHz	LP Osc mode
1	Tosc	External CLKI Period (Note 1)	1000	—	—	ns	XT and RC Osc mode
			50	—	—	ns	HS Osc mode
			5	_		ms	LP Osc mode
		Oscillator Period (Note 1)	250	—	_	ns	RC Osc mode
			250	—	10,000	ns	XT Osc mode
			50	—	250	ns	HS Osc mode
			5	—	—	ms	LP Osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1) High	500	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	—	—	ms	LP oscillator
			15	—	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or		_	25	ns	XT oscillator
	TosF	Fall Time	—	—	50	ns	LP oscillator
			—	_	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.






TABLE 15-2: 0	CLKO AND I/O TIMING REQUIREMENTS
---------------	----------------------------------

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 \uparrow to CLKO \downarrow	OSC1 ↑ to CLKO \downarrow		75	200	ns	(Note 1)
11*	TosH2ckH	OSC1 ↑ to CLKO ↑	_	75	200	ns	(Note 1)	
12*	ТскR	CLKO Rise Time	_	35	100	ns	(Note 1)	
13*	ТскF	CLKO Fall Time		_	35	100	ns	(Note 1)
14*	TCKL2IOV	CLKO \downarrow to Port Out Valid		_	_	0.5 TCY + 20	ns	(Note 1)
15*	TIOV2CKH	Port In Valid before CLKO ↑		Tosc + 200	_	_	ns	(Note 1)
16*	TCKH2IOI	Port In Hold after CLKO ↑		0	_	—	ns	(Note 1)
17*	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out	Valid		100	255	ns	
18*	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC16F818/819	100	_	_	ns	
		Input Invalid (I/O in hold time)	PIC16 LF 818/819	200	_	—	ns	
19*	TIOV20sH	Port Input Valid to OSC1 1 (I/O	in setup time)	0	_	—	ns	
20*	TIOR	Port Output Rise Time	PIC16F818/819	_	10	40	ns	
			PIC16 LF 818/819	_	_	145	ns	
21*	TIOF	Port Output Fall Time	PIC16 F 818/819	_	10	40	ns	
			PIC16 LF 818/819	_	_	145	ns	
22††*	TINP	INT pin High or Low Time		Тсү	—	_	ns	
23††*	Trbp	RB7:RB4 Change INT High or	Low Time	Тсү	—	_	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

tt These parameters are asynchronous events, not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 15-7: BROWN-OUT RESET TIMING




TABLE 15-3:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (Low)	2	_	_	μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (no prescaler)	TBD	16	TBD	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	TBD	72	TBD	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	—	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_		μs	$VDD \leq VBOR (D005)$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 15-4:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
40*	T⊤0H	T0CKI High Pulse Width No Prescaler			0.5 TCY + 20	—	—	ns	Must also meet
				With Prescaler	10		_	ns	parameter 42
41*	TT0L	T0CKI Low Pulse	Width	No Prescaler	0.5 TCY + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
42*	TT0P	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	_	—	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, Pre	scaler = 1	0.5 TCY + 20	_	_	ns	Must also meet
		Time	Synchronous,	PIC16F818/819	15	_	_	ns	parameter 47
			Prescaler = $2,4,8$	PIC16LF818/819	25	_	_	ns	
			Asynchronous	PIC16F818/819	30	_	_	ns	
				PIC16LF818/819	50	_	_	ns	
46*	T⊤1L	T1CKI Low Time	Synchronous, Pre	0.5 TCY + 20	_	_	ns	Must also meet	
			Synchronous,	PIC16 F 818/819	15		_	ns	parameter 47
			Prescaler = $2,4,8$	PIC16LF818/819	25	_	_	ns	
			Asynchronous	PIC16 F 818/819	30	_	_	ns	
				PIC16LF818/819	50		_	ns	
47*	TT1P	T1CKI Input Period	Synchronous	PIC16 F 818/819	Greater of: 30 or <u>Tcy + 40</u> N		_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LF 818/819	Greater of: 50 or <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16F818/819	60	_	_	ns	
				PIC16LF818/819	100		_	ns	
	F⊤1			Input Frequency Range d by setting bit T1OSCEN)			32.768	kHz	
48	TCKEZTMR1	Delay from Extern	nal Clock Edge to T	imer Increment	2 Tosc	_	7 Tosc	-	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 15-5: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Symbol	ol Characteristic		Characteristic		Тур†	Max	Units	Conditions
50*	TccL	CCP1	No Prescaler		0.5 TCY + 20		—	ns	
		Input Low Time		PIC16F818/819	10	_	—	ns	
			With Prescaler	PIC16 LF 818/819	20	—	—	ns	
51*	ТссН	CCP1	No Prescaler		0.5 TCY + 20		—	ns	
		Input High		PIC16F818/819	10	_	—	ns	
		Time	With Prescaler	PIC16 LF 818/819	20	_	—	ns	
52*	TCCP	CCP1 Input Per	iod		<u>3 Tcy + 40</u> N	—	—	ns	N = prescale value (1,4 or 16)
53*	TCCR	CCP1 Output R	ise Time	PIC16F818/819		10	25	ns	
				PIC16 LF 818/819	—	25	50	ns	
54*	TCCF	CCP1 Output Fa	all Time	PIC16 F 818/819	—	10	25	ns	
				PIC16 LF 818/819	—	25	45	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.








FIGURE 15-11: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)



© 2003 Microchip Technology Inc.







FIGURE 15-13: SPI SLAVE MODE TIMING (CKE = 1)

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
70*	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input	Тсү	—	-	ns		
71*	TscH	SCK Input High Time (Slave mode)		Tcy + 20	-	—	ns	
72*	TscL	SCK Input Low Time (Slave mode)		Tcy + 20	-	—	ns	
73*	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SC	100	—	—	ns		
74*	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to SCK	100	—	—	ns		
75*	TDOR	SDO Data Output Rise Time	PIC16 F 818/819 PIC16 LF 818/819		10 25	25 50	ns ns	
76*	TDOF	SDO Data Output Fall Time	·	_	10	25	ns	
77*	TssH2doZ	SS ↑ to SDO Output High-Impedan	ce	10	—	50	ns	
78*	TscR	SCK Output Rise Time (Master mode)	PIC16 F 818/819 PIC16 LF 818/819	_	10 25	25 50	ns ns	
79*	TSCF	SCK Output Fall Time (Master mode	e)		10	25	ns	
80*	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	PIC16 F 818/819 PIC16 LF 818/819		_	50 145	ns ns	
81*	TDOV2SCH, TDOV2SCL	SDO Data Output Setup to SCK Ed	Тсү	—	—	ns		
82*	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow E$	dge	_	—	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	—	-	ns	

TABLE 15-6: SPI MODE REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



© 2003 Microchip Technology Inc.


Param No.	Symbol	Characteristic		Min	Тур	Мах	Units	Conditions	
90*	TSU:STA	Start condition	100 kHz mode	4700	—	_	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600				Start condition	
91*	THD:STA	Start condition	100 kHz mode	4000	—	_	ns	After this period, the first cloc	
		Hold time	400 kHz mode	600	—	_		pulse is generated	
92*	Tsu:sto	Stop condition	100 kHz mode	4700	—	_	ns		
		Setup time	400 kHz mode	600	—	_			
93	THD:STO	Stop condition	100 kHz mode	4000		_	ns		
		Hold time	400 kHz mode	600	—	_			

TABLE 15-7: I²C BUS START/STOP BITS REQUIREMENTS

These parameters are characterized but not tested.

FIGURE 15-15: I²C BUS DATA TIMING

*



Param. No.	Symbol	Characte	Characteristic		Max	Units	Conditions
100*	Тнідн	Clock High Time	100 kHz mode	4.0	_	μs	
			400 kHz mode	0.6		μs	
			SSP Module	1.5 TCY			
101*	TLOW	Clock Low Time	100 kHz mode	4.7	_	μs	
			400 kHz mode	1.3	_	μs	
			SSP Module	1.5 TCY	_		
102*	Tr	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
103*	TF	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
90* Tsu:st	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μs	Start condition
91*	THD:STA	Start Condition Hold Time	100 kHz mode	4.0		μs	After this period, the first
			400 kHz mode	0.6	_	μs	clock pulse is generated
106*	THD:DAT	T Data Input Hold Time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data Input Setup	100 kHz mode	250	_	ns	(Note 2)
		Time	400 kHz mode	100	_	ns	
92*	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs	
		Setup Time	400 kHz mode	0.6	_	μs	
109*	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—	_	ns	
110*	TBUF	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
	Св	Bus Capacitive Load	ling	_	400	pF	

12C BUS DATA REQUIREMENTS TARI E 15-8-

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A fast mode (400 kHz) I²C bus device can be used in a standard mode (100 kHz) I²C bus system but the requirement, TsU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification), before the SCL line is released.

TABLE 15-9:A/D CONVERTER CHARACTERISTICS:PIC16F818/819 (INDUSTRIAL, EXTENDED)PIC16LF818/819 (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution		_	10 bits	bit	$\begin{array}{l} \text{VREF} = \text{VDD} = 5.12\text{V},\\ \text{VSS} \leq \text{VAIN} \leq \text{VREF} \end{array}$
A03	EIL	Integral Linearity Error	—	—	< ± 1	LSb	$\begin{array}{l} \text{VREF} = \text{VDD} = 5.12\text{V},\\ \text{VSS} \leq \text{VAIN} \leq \text{VREF} \end{array}$
A04	Edl	Differential Linearity Error	—	—	< ± 1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A06	EOFF	Offset Error	—	—	< ± 2	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A07	Egn	Gain Error	—	—	< ± 1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A10		Monotonicity ⁽³⁾	_	guaranteed	_		$VSS \leq VAIN \leq VREF$
A20	Vref	Reference Voltage	2.5 2.2	_	Vdd + 0.3 Vdd + 0.3	V V	-40°C to +85°C 0°C to +85°C
A21	Vref+	Reference Voltage High	AVDD - 2.5V		AVDD + 0.3V	V	
A22	VREF-	Reference Voltage Low	AVss - 0.3V		VREF+ - 2.0V	V	
A25	VAIN	Analog Input Voltage	Vss - 0.3V	_	VREF + 0.3V	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—	—	2.5	kΩ	(Note 4)
A50	IREF	VREF Input Current (Note 2)	_	_	5	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 11.1 "A/D Acquisition Requirements". During A/D Conversion
			-	_	500	μA	During A/D Conversion cycle.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

4: The maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition times.






TABLE 15-10: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC16F818/819	1.6	—	_	μs	Tosc based, VREF $\geq 3.0V$
			PIC16 LF 818/819	3.0	—	_	μs	Tosc based, VREF $\geq 2.0V$
			PIC16 F 818/819	2.0	4.0	6.0	μs	A/D RC mode
			PIC16 LF 818/819	3.0	6.0	9.0	μs	A/D RC mode
131	ΤΟΝΥ	Conversion Time (not including S/H time) (Note 1)			—	12	TAD	
132	ΤΑϹQ	Acquisition Time		(Note 2) 10*	40	_	μs μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D Clock S	Start		Tosc/2§		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 11.1 "A/D Acquisition Requirements" for minimum conditions.

NOTES:

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

No Graphs and Tables are available at this time.


 $\ensuremath{\textcircled{}^{\odot}}$ 2003 Microchip Technology Inc.

NOTES:

17.0 **PACKAGING INFORMATION**

17.1 **Package Marking Information**


18-Lead PDIP



Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2003 Microchip Technology Inc.

18-Lead Plastic Dual In-line (P) - 300 mil (PDIP)




mits n p A	MIN	NOM 18	MAX	MIN	NOM	MAX
р		18				
					18	
Δ		.100			2.54	
· ·	.140	.155	.170	3.56	3.94	4.32
A2	.115	.130	.145	2.92	3.30	3.68
A1	.015			0.38		
Е	.300	.313	.325	7.62	7.94	8.26
E1	.240	.250	.260	6.10	6.35	6.60
D	.890	.898	.905	22.61	22.80	22.99
L	.125	.130	.135	3.18	3.30	3.43
С	.008	.012	.015	0.20	0.29	0.38
B1	.045	.058	.070	1.14	1.46	1.78
В	.014	.018	.022	0.36	0.46	0.56
eВ	.310	.370	.430	7.87	9.40	10.92
α	5	10	15	5	10	15
β	5	10	15	5	10	15
	E1 D C B1 B eB α	E1 .240 D .890 L .125 c .008 B1 .045 B .014 eB .310 α 5	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	E1 240 250 260 D 890 898 905 L 125 130 135 c 008 012 015 B1 045 058 070 B 014 018 022 α 5 10 15	E1 240 250 260 6.10 D 890 898 905 22.61 L 125 130 135 18 c 008 012 015 0.20 B1 045 058 070 1.14 B 014 018 022 0.36 α 5 10 15 5	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007

18-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)




	Units	INCHES*		MILLIMETERS		3	
Dimension	1 Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59
Overall Length	D	.446	.454	.462	11.33	11.53	11.73
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.012	0.23	0.27	0.30
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	А	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	Е	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	¢	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150

Drawing No. C04-072

28-Lead Plastic Quad Flat No Lead Package (ML) 6x6 mm Body, Punch Singulated (QFN)



	Units	INCHES		MILLIMETERS*		r	
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	A		.033	.039		0.85	1.00
Molded Package Thickness	A2		.026	.031		0.65	0.80
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05
Base Thickness	A3		.008 REF		0.20 REF		
Overall Width	E	.236 BSC 6.00 BSC					
Molded Package Width	E1		.226 BSC	5.75 BSC			
Exposed Pad Width	E2	.140	.146	.152	3.55	3.70	3.85
Overall Length	D		.236 BSC		6.00 BSC		
Molded Package Length	D1		.226 BSC			5.75 BSC	
Exposed Pad Length	D2	.140	.146	.152	3.55	3.70	3.85
Lead Width	В	.009	.011	.014	0.23	0.28	0.35
Lead Length	L	.020	.024	.030	0.50	0.60	0.75
Tie Bar Width	R	.005	.007	.010	0.13	0.17	0.23
Tie Bar Length	Q	.012	.016	.026	0.30	0.40	0.65
Chamfer	СН	.009	.017	.024	0.24	0.42	0.60
Mold Draft Angle Top	α			12°			12°

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: mMO-220

Drawing No. C04-114

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (May 2002)

Original version of this data sheet.

Revision B (August 2002)

Added INTRC section. PWRT and BOR are independent of each other. Revised program memory text and code routine. Added QFN package. Modified PORTB diagrams.

Revision C (November 2002)

Added various new feature descriptions. Added internal RC oscillator specifications. Added low-power Timer1 specifications and RTC application example.

Revision D (November 2003)

Updated IRCF bit modification information and changed the INTOSC stabilization delay from 1 ms to 4 ms in Section 4.0 "Oscillator Configurations". Updated Section 12.17 "In-Circuit Serial Programming" to clarify LVP programming. In Section 15.0 "Electrical Characteristics", the DC Characteristics (Section 15.2 and Section 15.3) have been updated to include the Typ, Min and Max values and Table 15-1 "External Clock Timing Requirements" has been updated.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DIFFERENCES BETWEEN THE PIC16F818 AND PIC16F819

Features	PIC16F818	PIC16F819
Flash Program Memory (14-bit words)	1K	2K
Data Memory (bytes)	128	256
EEPROM Data Memory (bytes)	128	256

NOTES:

INDEX

A/D	
Acquisition Requirements	
ADIF Bit	83
Analog-to-Digital Converter	81
Associated Registers	
Calculating Acquisition Time	
Configuring Analog Port Pins	
Configuring the Interrupt	83
Configuring the Module	83
Conversion Clock	
Conversions	
Converter Characteristics	140
Delays	
Effects of a Reset	
GO/DONE Bit	83
Internal Sampling Switch (Rss) Impedance	
Operation During Sleep	
Result Registers	
Source Impedance	
Time Delays	
Use of the CCP Trigger	
Absolute Maximum Ratings	117
ACK	77
ADCON0 Register	81
ADCON1 Register	81
ADRESH Register	13, 81
ADRESH, ADRESL Register Pair	83
ADRESL Register	14, 81
Application Notes	
AN556 (Implementing a Table Read)	23
AN578 (Use of the SSP Module in the	
I ² C Multi-Master Environment)	
AN607 (Power-up Trouble Shooting)	92
Assembler	
MPASM Assembler	

В

BF Bit	76
Block Diagrams	
A/D	
Analog Input Model	
Capture Mode Operation	
Compare Mode Operation	67
In-Circuit Serial Programming Connections	101
Interrupt Logic	
On-Chip Reset Circuit	91
PIC16F818/819	6
PWM	
RA0/AN0:RA1/AN1 Pins	
RA2/AN2/VREF- Pin	
RA3/AN3/VREF+ Pin	
RA4/AN4/T0CKI Pin	
RA5/MCLR/VPP Pin	41
RA6/OSC2/CLKO Pin	
RA7/OSC1/CLKI Pin	
RB0 Pin	
RB1 Pin	
RB2 Pin	
RB3 Pin	
RB4 Pin	
RB5 Pin	
RB6 Pin	

RB7 Pin	52
Recommended MCLR Circuit	92
SSP in I ² C Mode	76
SSP in SPI Mode	74
System Clock	38
Timer0/WDT Prescaler	53
Timer1	58
Timer2	63
Watchdog Timer (WDT)	98
BOR. See Brown-out Reset.	
Brown-out Reset (BOR) 89, 91, 92	2, 93, 94

С

C Compilers	
MPLAB C17	112
MPLAB C18	112
MPLAB C30	112
Capture/Compare/PWM (CCP)	
Capture Mode	
CCP Prescaler	
Software Interrupt	
Timer1 Mode Selection	
Capture, Compare and Timer1	
Associated Registers	67
CCP Timer Resources	
CCP1IF	
CCPR1	
CCPR1H:CCPR1L	
Compare Mode	
CCP Pin Configuration	
Software Interrupt Mode	
Special Event Trigger	
Special Event Higger Special Trigger Output of CCP1	
Timer1 Mode Selection	
PWM and Timer2	. 07
Associated Registers	60
PWM Mode	
PWM, Example Frequencies/Resolutions	
CCP1M0 Bit	
CCP1M0 Bit	
CCP1M2 Bit	
CCP1M3 Bit	
CCP1X Bit	
CCP1Y Bit	
CCPR1H Register	
CCPR1L Register	. 65
Code Examples	~~
Changing Between Capture Prescalers	. 66
Changing Prescaler Assignment from	
Timer0 to WDT	. 55
Changing Prescaler Assignment from	
WDT to Timer0	
Clearing RAM Using Indirect Addressing	
Erasing a Flash Program Memory Row	. 29
Implementing a Real-Time Clock Using a	
Timer1 Interrupt Service	
Initializing PORTA	
Reading a 16-bit Free Running Timer	
Reading Data EEPROM	
Reading Flash Program Memory	
Saving Status and W Registers in RAM	
Writing a 16-bit Free Running Timer	
Writing to Data EEPROM	
Writing to Flash Program Memory	. 31

Code Protection	89, 100
Computed GOTO	23
Configuration Bits	
Crystal Oscillator and Ceramic Resonators	

D

Data EEPROM Memory	25
Associated Registers	
EEADR Register	
EEADRH Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
EEDATH Register	
Operation During Code-Protect	
Protection Against Spurious Writes	
Reading	27
Write Complete Flag (EEIF Bit)	
Writing	27
Data Memory	
Special Function Registers	13
DC and AC Characteristics	
Graphs and Tables	143
DC Characteristics	
Internal RC Accuracy	
PIC16F818/819, PIC16LF818/819	
Power-Down and Supply Current	
Supply Voltage	119
Demonstration Boards	
PICDEM 1	
PICDEM 17	
PICDEM 18R PIC18C601/801	
PICDEM 2 Plus	
PICDEM 3 PIC16C92X	
PICDEM 4	
PICDEM LIN PIC16C43X	115
PICDEM USB PIC16C7X5	115
PICDEM.net Internet/Ethernet	114
Development Support	111
Device Differences	
Device Overview	5
Direct Addressing	24

Е

EEADR Register	25
EEADRH Register	25
EECON1 Register	25
EECON2 Register	25
EEDATA Register	25
EEDATH Register	25
Electrical Characteristics1	17
Endurance	1
Errata	3
Evaluation and Programming Tools1	15
External Clock Input	34
External Interrupt Input (RB0/INT). See Interrupt Sources.	

F

Flash Program Memory	
Associated Registers	
EEADR Register	
EEADRH Register	25
EECON1 Register	25
EECON2 Register	
EEDATA Register	25
EEDATH Register	25

	Erasing	
	Reading	
	Writing	
FSR	Register	
	5	
I/O I	Ports	39
	PORTA	39
	PORTB	43
_	TRISB Register	43
I ² C		
	Addressing	
	Associated Registers	
	Master Mode Operation	-
	Mode	-
	Mode Selection	
	Multi-Master Mode Operation	
	Reception	77
	SCL and SDA Pins	76
	Slave Mode	76
	Transmission	77
ID L	ocations	100
In-C	ircuit Debugger	100
In-C	ircuit Serial Programming (ICSP)	101
IND	F Register	14, 15, 23
Indir	ect Addressing	23, 24
Instr	ruction Format	103
Instr	ruction Set	103
	ADDLW	105
	ADDWF	105
	ANDLW	105
	ANDWF	105
	BCF	105
	BSF	105
	BTFSC	106
	BTFSS	106
	CALL	106
	CLRF	106
	CLRW	106
	CLRWDT	
	COMF	
	DECF	107
	DECFSZ	107
	Descriptions	
	GOTO	
	INCF	107
	INCFSZ	107
	IORLW	108
	IORWF	108
	MOVF	108
	MOVLW	
	MOVWF	
	NOP	108
	Read-Modify-Write Operations	
	RETFIE	
	RETLW	
	RETURN	109
	RLF	
	RRF	
	Sleep	
	SUBLW	
	SUBWF	
	Summary Table	
	SWAPF	
	XORLW	
	XORWF	

INT Interrupt (RB0/INT). See Interrupt Sources. INTCON Register
GIE Bit
INTE Bit
INTF Bit
RBIF Bit
TMR0IE Bit
Internal Oscillator Block
INTRC Modes
Interrupt Sources
RB0/INT Pin, External
TMR0 Overflow
Interrupts
, RB7:RB4 Port Change43
Synchronous Serial Port Interrupt
Interrupts, Context Saving During
Interrupts, Enable Bits
Global Interrupt Enable (GIE Bit)
Interrupt-on-Change (RB7:RB4) Enable
(RBIE Bit)
RB0/INT Enable (INTE Bit)18
TMR0 Overflow Enable (TMR0IE Bit)
Interrupts, Enable bits
Global Interrupt Enable (GIE Bit)
Interrupts, Flag Bits
Interrupt-on-Change (RB7:RB4) Flag
(RBIF Bit)
RB0/INT Flag (INTF Bit)18
TMR0 Overflow Flag (TMR0IF Bit)97
INTRC Modes
Adjustment
L
Loading of PC23
Low-Voltage ICSP Programming

Ρ

-
Packaging Information 145
Marking 145
PCFG0 Bit
PCFG1 Bit 82
PCFG2 Bit
PCFG3 Bit
PCL Register
PCLATH Register
PCON Register
POR Bit
PICkit 1 Flash Starter Kit 115
PICSTART Plus Development Programmer 113
Pinout Descriptions
PIC16F818/8197
Pointer, FSR
POP
POR. See Power-on Reset.
PORTA
Associated Register Summary 39
PORTA Register
PORTB
Associated Register Summary 44
Pull-up Enable (RBPU Bit)
RB0/INT Edge Select (INTEDG Bit)
RB0/INT Pin, External
RB7:RB4 Interrupt-on-Change
RB7:RB4 Interrupt-on-Change Enable
(RBIE Bit)
RB7:RB4 Interrupt-on-Change Flag
(RBIF Bit)
PORTB Register
Postscaler, WDT
Assignment (PSA Bit) 17
Rate Select (PS2:PS0 Bits) 17
Power-Down Mode. See Sleep.
Power-on Reset (POR)
POR Status (POR Bit) 22
Power Control (PCON) Register
Power-down (PD Bit)
Time-out (TO Bit)16, 91
Power-up Timer (PWRT)
PR2 Register
Prescaler, Timer0
Assignment (PSA Bit) 17
Rate Select (PS2:PS0 Bits) 17

PRO MATE II Universal Device Programmer	113
Program Counter	
Reset Conditions	93
Program Memory	
Interrupt Vector	9
Map and Stack	
PIC16F818	9
PIC16F819	9
Reset Vector	9
Program Verification	100
PUSH	

R

R/W Bit	77
RA0/AN0 Pin	7
RA1/AN1 Pin	
RA2/AN2/VREF- Pin	7
RA3/AN3/VREF+ Pin	7
RA4/AN4/T0CKI Pin	7
RA5/MCLR/VPP Pin	7
RA6/OSC2/CLKO Pin	7
RA7/OSC1/CLKI Pin	7
RB0/INT Pin	8
RB1/SDI/SDA Pin	8
RB2/SDO/CCP1 Pin	8
RB3/CCP1/PGM Pin	8
RB4/SCK/SCL Pin	8
RB5/SS Pin	8
RB6/T1OSO/T1CKI/PGC Pin	8
RB7/T1OSI/PGD Pin	8
RBIF Bit	43
RCIO Oscillator	35
Receive Overflow Indicator Bit, SSPOV	73
Register File	10
Register File Map	
PIC16F818	11
PIC16F819	12
Registers	
ADCON0 (A/D Control 0)	81
ADCON1 (A/D Control 1)	82
CCP1CON (Capture/Compare/PWM Control 1)	65
Configuration Word	
EECON1 (Data EEPROM Access Control 1)	
Initialization Conditions (table)	94
INTCON (Interrupt Control)	18
Option	17
OPTION_REG	
OSCCON (Oscillator Control)	38
OSCTUNE (Oscillator Tuning)	36
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Flag 1)	20
PIR2 (Peripheral Interrupt Flag 2)	
SSPCON (Synchronous Serial Port Control 1)	73
SSPSTAT (Synchronous Serial Port Status)	
Status	
T1CON (Timer1 Control)	
T2CON (Timer2 Control)	

Reset Brown-out Reset (BOR). See Brown-out Reset (BO	
MCLR Reset. See MCLR.	
Power-on Reset (POR). See Power-on Reset (PO	
Reset Conditions for All Registers	
Reset Conditions for PCON Register Reset Conditions for Program Counter	
Reset Conditions for Status Register	
WDT Reset. See Watchdog Timer (WDT).	35
Revision History	151
RP0 Bit	
RP1 Bit	10
S	
-	
Sales and Support	
SCLSlave Mode	70
Sizve Mode SCL	76
SDA	
Sleep	
Software Simulator (MPLAB SIM)	
Software Simulator (MPLAB SIM30)	
Special Event Trigger	
Special Features of the CPU	89
Special Function Register Summary	
Special Function Registers	13
SPI	
Associated Registers	
Serial Clock	
Serial Data In Serial Data Out	
Slave Select	
SSP	/ 1
ACK	76
l ² C	
I ² C Operation	76
SSPADD Register	
SSPIF	
SSPOV	
SSPOV Bit	
SSPSTAT Register	
Stack	
Overflows	
Underflow Status Register	
DC Bit	
IRP Bit	
PD Bit	-
TO Bit	
Z Bit	
Synchronous Serial Port (SSP)	
Overview	
SPI Mode	
Synchronous Serial Port Interrupt	20

т

T1CKPS0 Bit	57
T1CKPS1 Bit	57
T1OSCEN Bit	57
T1SYNC Bit	57
T2CKPS0 Bit	64
T2CKPS1 Bit	
TAD	
Time-out Sequence	92
Timer0	
Associated Registers	
Clock Source Edge Select (T0SE Bit)	17
Clock Source Select (T0CS Bit)	
External Clock	
Interrupt	
Operation	
Overflow Enable (TMR0IE Bit)	18
Overflow Flag (TMR0IF Bit)	
Overflow Interrupt	
Prescaler	
T0CKI	-
Timer1	
Associated Registers	-
Capacitor Selection	
Counter Operation	
Operation	
Operation in Asynchronous Counter Mode	
Operation in Synchronized Counter Mode	
Operation in Timer Mode	
Oscillator	
Oscillator Layout Considerations	
•	
Prescaler	
Departing Time and Department Date	
Resetting Timer1 Register Pair	61
Resetting Timer1 Using a CCP Trigger Output	61 60
Resetting Timer1 Using a CCP Trigger Output TMR1H	61 60 59
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L	61 60 59 59
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock	61 60 59 59 61
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2	61 60 59 59 61 63
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers	61 60 59 59 61 63 64
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output	61
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler	61 60 59 61 63 63 63 63
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler	61 60 59 61 63 63 63 63 63
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler Prescaler and Postscaler	61 60 59 61 63 63 63 63 63
Resetting Timer1 Using a CCP Trigger Output TMR1H Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams	61 60 59 61 63 63 63 63
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler Prescaler and Postscaler Timing Diagrams A/D Conversion	61 60 59 61 63 64 63 63 63 63 63
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset	61 60 59 61 63 63 63 63 63 63 141 132
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1)	61
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O	61 60 59 61 63 63 63 63 141 132 134 131
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock	61 60 59 61 63 63 63 63 63 141 132 134 131
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data	61 60 59 61 63 63 63 63 63 141 132 134 131 130 138
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits	61 60 59 61 63 63 63 63 63 141 132 134 131 130 138 137
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits I ² C Reception (7-bit Address)	61 60 59 61 63 63 63 63 63 141 132 134 131 130 138 137 78
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Reception (7-bit Address) I ² C Transmission (7-bit Address)	61 60 59 61 63 63 63 63 141 132 134 131 130 138 137 78
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Reception (7-bit Address) I ² C Transmission (7-bit Address) PWM Output	61 60 59 61 63 63 63 63 141 132 134 131 130 138 137 78
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Prescaler and Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Reception (7-bit Address) I ² C Transmission (7-bit Address) PWM Output Reset, Watchdog Timer, Oscillator Start-up	61 60
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Reception (7-bit Address) I ² C Transmission (7-bit Address) PWM Output Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer	61 60
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Reception (7-bit Address) I ² C Transmission (7-bit Address) PWM Output Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer Slow Rise Time (MCLR Tied to VDD	61 60 59 61 63 63 63 63 63 141 132 134 131 138 78 68 68
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Reception (7-bit Address) I ² C Transmission (7-bit Address) PWM Output Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer Slow Rise Time (MCLR Tied to VDD Through RC Network)	61 60 59 61 63 63 63 63 141 132 134 131 130 138 78 68 68
Resetting Timer1 Using a CCP Trigger Output TMR1H TMR1L Use as a Real-Time Clock Timer2 Associated Registers Output Postscaler Prescaler and Postscaler Prescaler and Postscaler Timing Diagrams A/D Conversion Brown-out Reset Capture/Compare/PWM (CCP1) CLKO and I/O External Clock I ² C Bus Data I ² C Reception (7-bit Address) I ² C Transmission (7-bit Address) PWM Output Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer Slow Rise Time (MCLR Tied to VDD	61 60 59 61 63 63 63 63 141 132 134 131 130 138 78 68 68

SPI Master Mode (CKE = 0, SMP = 0) 135
SPI Master Mode (CKE = 1, SMP = 1)
SPI Slave Mode (CKE = 0)75, 136
SPI Slave Mode (CKE = 1)75, 136
Time-out Sequence on Power-up (MCLR
Tied to VDD Through Pull-up Resistor)
Time-out Sequence on Power-up (MCLR
Tied to VDD Through RC Network): Case 1 95
Time-out Sequence on Power-up (MCLR
Tied to VDD Through RC Network): Case 2 95
Timer0 and Timer1 External Clock 133
Timer1 Incrementing Edge 58
Wake-up from Sleep through Interrupt 100
Timing Parameter Symbology 129
Timing Requirements
External Clock 130
TMR0 Register 15
TMR1CS Bit
TMR1H Register
TMR1L Register 13
TMR1ON Bit
TMR2 Register 13
TMR2ON Bit
TOUTPS0 Bit 64
TOUTPS1 Bit
TOUTPS2 Bit 64
TOUTPS3 Bit64
TRISA Register14, 39
TRISB Register14, 15

V

VDD Pin	 8

W

Wake-up from Sleep	
Interrupts	93, 94
MCLR Reset	
WDT Reset	
Wake-up Using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	
Enable (WDTEN Bit)	
INTRC Oscillator	
Postscaler. See Postscaler, WDT.	
Programming Considerations	
Time-out Period	
WDT Reset, Normal Operation	91, 93, 94
WDT Reset, Sleep	91, 94
WDT Wake-up	
WCOL	73
Write Collision Detect Bit, WCOL	73
WWW, On-Line Support	3

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
Fron	n: Name			
	Telephone: ()	FAX: ()		
Appl	ication (optional):			
Wou	ld you like a reply?YN			
Devi	ce: PIC16F818/819	Literature Number: DS39598D		
Que	stions:			
1. \	What are the best features of this do	ocument?		
_				
2. I	How does this document meet your	hardware and software development needs?		
_				
_				
3. I	Do you find the organization of this document easy to follow? If not, why?			
-				
-				
4. \	What additions to the document do y	you think would enhance the structure and subject?		
-				
5.	What deletions from the document c	ould be made without affecting the overall usefulness?		
-				
-				
6. I	Is there any incorrect or misleading i	information (what and where)?		
-				
- 7. I	How would you improve this docume	ent?		
<i>.</i> . 1				
-				
-				

PIC16F818/819 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X <u>XX XXX</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC16F818-I/P = Industrial temp., PDIP package, Extended VDD limits. b) PIC16F619 I/OO = Industrial terms 2010
Device Temperature Range Package Pattern	PIC16F818: Standard VDD range PIC16F818: (Tape and Reel) PIC16LF818: Extended VDD range - = 0°C to +70°C I = -40°C to +85°C P = PDIP SO = SOIC SS = SSOP ML = QFN QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices.	b) PIC16F818-I/SO = Industrial temp., SOIC package, normal Voo limits. Note 1: F = CMOS Flash LF = Low-Power CMOS Flash 2: T = in tape and reel - SOIC, SSOP packages only.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7270 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou Unit 28F, World Trade Plaza

No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393 **China - Shunde**

Room 401, Hongjian Building No. 2 Fengxiangnan Road, Ronggui Town Shunde City, Guangdong 528303, China Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 **Germany**

Steinheilstrasse 10

D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands

P. A. De Biesbosch 14 NL-5152 SC Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 **United Kingdom** 505 Eskdale Road Winnersh Triangle

Winnersn Triangie Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

07/28/03