<u>TRANSWITCH</u>®

PHAST-1 Device SONET STS-1 Overhead Terminator TXC-06101

DATA SHEET

- Provides SONET interface to any type of payload
- Programmable STS-1 or STS-N modes
- Receive bit-serial STS-1 signal input to the Line Side using external reference frame pulse for STS-N applications
- Transmit bit-serial STS-1 signal output from the Line Side using external reference frame pulse for outgoing phase synchronization
- Programmable: full STS-1 or SPE-only I/O on the Terminal Side
- 51.84 Mbit/s bit-serial, or 6.48/19.44 Mbyte/s byte-parallel I/O on the Terminal Side
- Optional AIS communication with peer PHAST-1, SOT-1, SOT-1E, or SOT-3 devices
- Interfaces to microprocessors with hierarchical scan and optional hardware interrupt on alarms
- SONET alarm processing and performance monitoring
- Meets ANSI and Bellcore standards:
	- T1.105-1995 GR-1400-CORE
	- GR-253-CORE GR-499
	- TR-NWT-000496 GR-1230
- Ring port for USHR/P support
- Boundary Scan Capability (IEEE 1149.1)
- Single $+3.3$ volt $\pm 5\%$ power supply
- 144-pin low profile plastic quad flat package

FEATURES DESCRIPTION

The PHAST-1 SONET STS-1 Overhead Terminator performs Section, Line and Path Overhead processing for STS-1 SONET signals. This versatile device can be used anywhere in a SONET network where STS-1 signals are in use, e.g., repeaters, and Line or Path termination points. Interfaces are provided for both Section and Line Orderwire and Datacom channels. Further, control bits in the Memory Map enable the PHAST-1 to perform loopback and serial or parallel input/output. Line Side and Terminal Side clock rates can differ. The Receive and Transmit Pointers are recalculated as necessary to compensate for clock differences. All overhead bytes are stored in on-chip RAM. New overhead bytes can be substituted from RAM to either the Terminal or Line Side, depending on the application. The PHAST-1 also provides alarm detection and AIS generation, as well as software and hardware interrupt in the event of errors.

APPLICATIONS

- SONET W-DCS/B-DCS
- SONET terminal or add/drop multiplexers
- High-speed data communication
- Payload extraction, introduction into STS-1
- STS-N multiplexer
- SONET test sets

TranSwitch Corporation **•** 3 Enterprise Drive **• •** Shelton, Connecticut 06484 USA **• •** Tel: 203-929-8810 Fax: 203-926-9453 www.transwitch.com

TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

LIST OF EQUATIONS

SONET TUTORIAL

A primary goal in developing the SONET (Synchronous Optical NETwork) format was to define a synchronous, optical hierarchy with sufficient flexibility to carry many different payloads. This has been accomplished by defining a basic signal of 51.84 Mbit/s and a byte-interleaved multiplex scheme that results in a family of standard rates and formats defined at a rate of N times 51.84 Mbit/s, where N is an integer. Since some signals that must be transported have speeds greater than the basic rate, a technique of linking several basic rate signals together to form a transport signal of varying capacity has also been defined. There are three major differences between the SONET Hierarchy and the North American Digital Hierarchy (NADH)¹:

- 1. SONET is synchronous. All SONET tributaries in a SONET network must be traceable to one or more Stratum 1 synchronization sources.
	- NADH is asynchronous. The tributaries need not be synchronized.
- 2. SONET is a harmonic multiplexing structure. All higher rate SONET signals are integer multiples of a base rate. Lower order SONET tributaries are byte-interleaved to form the higher order SONET signal.
	- NADH is hierarchical. Higher order multiplexing is accomplished with bit stuffing to accommodate speed differences in lower order tributaries.
- 3. SONET overhead (Framing, Performance Monitoring, Alarms, etc.) and payload are distinct entities. In a SONET signal the payload bits do not occupy a fixed position in relation to the transport overhead bits. A pointer mechanism is used to identify the start of the payload.
	- NADH overhead bits and payload bits have a fixed, unvarying relationship to each other.

The Basic modular signal (at 51.84 Mbit/s) is called the Synchronous Transport Signal level One (STS-1). The optical counterpart is the Optical Carrier level One (OC-1), which is the result of direct optical conversion of the STS-1 signal. Higher level signals are denoted by STS-N and OC-N, where N is an Integer. At present the standardized values of N are: 1, 3, 12, 24, 48 and 192. These values provide standardized multiplexing rates for SONET systems at 51.84 Mbit/s, 155.52 Mbit/s, 622.08 Mbit/s, 1.24416 Gbit/s, 2.48832 Gbit/s and 9.95328 Gbit/s, respectively.

FORMATS

There are four basic formats upon which the SONET Hierarchy is built.

STS-1 Structure

The basic SONET format is the 51.84 Mbit/s signal designated STS-1. It consists of 810 eight-bit bytes arranged in a matrix of nine rows each of which has 90 columns as shown in Figure 1. This nine by 90 arrangement is referred to as a SONET Frame. It repeats every 125 microseconds. The first three columns consist of the Transport Overhead (TOH). The remaining 87 columns are referred to as the Synchronous Payload Envelope (SPE). It is this portion of a SONET signal that is allowed to "float." Within the TOH is a pointer that identifies the starting position of the SPE with respect to the TOH Bytes in the Frame. The first column of the SPE is the Path Overhead (POH). The other 86 columns contain the actual payload information whose capacity is approximately 50 Mbit/s.

^{1.} The North American Digital Hierarchy is described in ANSI standard T1.107. The ITU-T term "PDH" (<u>P</u>lesiochronous The North American Digital Hierarchy is described in ANSI standard T1.107. The ITU-
<u>D</u>igital <u>H</u>ierarchy) is used to refer generically to an asynchronous multiplexing structure.

STS-N Structure

STS-N formats are higher order multiplex structures which allow the transportation of N number of 50 Mbit/s payloads (e.g., STS-3 transports three 50 Mbit/s payloads). As shown in Figure 2, the Frame consists of nine rows and N x 90 columns. The TOH is N x 3 columns wide. There are N number of nine by 87 SPEs, each of which contains one column of POH. The TOH contains N number of pointers: one for each of the SPEs.

 Figure 2. STS-N Format

STS-Nc Structure

As mentioned earlier, SONET contains a mechanism by which payloads that are larger than ≈ 50 Mbit/s can be carried. This mechanism is called Concatenation and is indicated by the designation Nc. STS-Nc formats are higher order structures which allow the transportation of a single payload whose bandwidth is approximately N x 50 Mbit/s (e.g., STS-3c transports a single 149.76 Mbit/s payload). The STS-Nc format is shown in Figure 3. As with the STS-N format, the Frame consists of nine rows and $N \times 90$ columns. The TOH is $N \times 3$ columns wide. There is a single SPE which is nine rows by $N \times 87$ columns. The first SPE column is used for POH. The TOH contains one pointer which identifies the start of the SPE in the Frame.

 Figure 3. STS-Nc Format

Virtual Tributary Structures

The Virtual Tributary (VT) is a structure designed for transport and switching of sub-STS-1 payloads (payloads less than DS3). As shown in Figure 4, it contains a VT Pointer, which indicates the start of the VT SPE. The VT SPE is composed of VT POH and Tributary Data (Payload). The VT Pointer provides for flexible and dynamic alignment of the VT SPE within the VT, independent of other VTs in the STS-1 SPE.

There are four sizes of VT: the VT1.5 (≈ 1.7 Mbit/s), the VT2 (≈ 2.3 Mbit/s), the VT3 (≈ 3.5 Mbit/s) and the VT6 (≈ 6.9 Mbit/s). These are shown in Figure 5. In the nine-row format of the STS-1 SPE they occupy three columns, four columns, six columns and twelve columns, respectively. VTs may only be carried in an STS-1 SPE. STS-Nc SPEs cannot be subrated into VTs. For example, to carry 84 DS1s in SONET an STS-3 format must be used with each STS-1 SPE organized as 28 VT1.5s.

SWITCH

Four consecutive 125-microseconds frames of the STS-1 SPE are organized into a 500-microseconds Superframe, the phase of which is indicated by a Multiframe Indicator Byte (H4) in the STS-1 POH. This defines a 500-microseconds structure for each of the VTs, called the VT Superframe, which is shown in Figure 6. The VT Superframe contains the VT Pointer and the VT SPE. The VT Pointer occupies four bytes designated V1, V2, V3 and V4 and the remaining bytes define the VT SPE, the capacity of which is different for each VT type. The placement of the V1 through V4 Bytes is such that they will appear in Byte 1 (shown in Figure 5) of the VT regardless of the VT size. Since the PHAST-1 does not process VTs there will be no further discussion of VT characteristics.

 Figure 5. VT Sizes

OVERHEAD

The overhead and transport functions in SONET have been broken into layers to promote understanding and structure. In order of increasing complexity the layers are: Physical Medium, Section, Line and Path. When viewed with a bottom-up approach, each layer builds upon the services provided by the lower layer. The Physical Medium Layer provides transmission at a standard bit rate. The Section layer provides framing, scrambling, and Section maintenance for the bits being transmitted. The Line layer provides Line maintenance and protection as well as multiplexing of the STS SPEs. The Path layer provides the payload mapping function and Path maintenance. Note than all layers can be implemented in a single piece of equipment or they can be broken into multiple pieces of equipment.

 Figure 6. VT Superframe

Physical Medium Layer

The Physical Medium Layer deals with transport of the bits across the transmission medium. No overhead is associated with this layer. Its main function is the conversion between signals internal to a Network Element (NE) and signals suitable for transmission. Issues dealt with at this layer include pulse shape, power levels, and (for optical equipment) wavelength. Electro-optical units communicate at this level.

Section Layer

The Section Layer deals with the reliable transport of an STS-N frame across the physical medium. Functions within this layer include framing, scrambling, error monitoring, data communications, and a local orderwire. Section and Physical Medium Layers can be utilized in some equipment without any higher order layers. A regenerator would operate in this manner.

Line Layer

The Line Layer deals with the reliable transport of Path Layer payload and its overhead across the Section and Physical Medium Layers. Overhead added here is accessed at points where SPEs are multiplexed together. The functions of this layer are to provide synchronization and multiplexing for the Path Layer, as well as error monitoring, data communications, orderwire, and protection signaling for Line protection switching. An example of equipment that communicates at this level is an OC-M to OC-N multiplexer where: M < N. າs or
data
ment

Path Layer

The Path Layer deals with the reliable transport of services over the Line, Section and Physical Medium Layers. Examples of such services are DS1s, DS3s and ATM signals. The main function of this layer is to map the services into the format required by the Line Layer. In addition, this layer provides error monitoring and connectivity checks. The overhead defined for this layer is read, interpreted, and modified by equipment that creates or disassembles the SONET payload for a given service. POH may be monitored but not modified by Line processing equipment. There is an exception to this last statement. Line processing elements that have implemented Tandem Connection Maintenance (see ANSI T1.105.05) may modify certain Path Layer bytes. However, the original Path Layer information must be restored at the termination point of the Tandem Connection function. An example of equipment that communicates at the Path level is a DS3 to STS-1 mapping circuit.

Overhead Termination

Any NE that originates or terminates an overhead layer is considered to be a terminating entity for that layer. This defines three types of NEs:

- 1. Section Terminating Equipment (STE)
- 2. Line Terminating Equipment (LTE)
- 3. Path Terminating Equipment (PTE)

Peer communications occur between pieces of equipment that terminate a particular layer. Examples of STE, LTE, and PTE Equipment and the layers processed by each entity are shown in Figure 7. There are four multiplexers and two regenerators (repeaters) in this example. The two multiplexers on the left and the one on the right are multiplexing and de-multiplexing DS3s into and out of a SONET signal. The multiplexer in the middle represents a higher order unit which is multiplexing and de-multiplexing lower order SONET signals to and from a higher order signal. Since the Physical Medium Layer does not have any overhead associated with it, it will not be discussed. By definition, all SONET NEs are Section Terminating and a regenerator is only STE. There are five Section Layer peer communication links. There are three Line Layer peer communication links: one from each of the leftmost multiplexers to the middle multiplexer, and one between the middle multiplexer and the multiplexer on the right. Finally, there are two Path Layer peer communication links. These exist between the multiplexers on the left and the multiplexer on the right.

Overhead Locations

The functions of the Section and Line Layers have been combined into a structure of 27 bytes called Transport Overhead (TOH) which occupies the first three columns of an STS-1 Frame. The first three rows are Section Overhead (SOH). The last six rows are Line Overhead (LOH). This is shown in Figure 8. In STS-N and Nc frames there are 3 × N TOH columns. Figures 9 and 10 represent STS-N and Nc formats using STS-3 and 3c as an example. The byte-interleaved characteristic of SONET can be seen in these figures. Some of the transport overhead fields in STS-1 numbers two through N are the same as for STS-1 number one and some are not. In the STS-3 Format there are three H1 and H2 Bytes. Each H1, H2 combination is a pointer for one of the three payloads that is being transported. The STS-3c format is carrying one \approx 150 Mbit/s payload. There is only one pointer. The H1 and H2 bytes in the STS-1 number one position are the pointer. The two remaining H1 and H2 byte pairs in STS-1 positions two and three are the Concatenation Indicators.

 Figure 8. STS-1 Overhead

The Path Layer functions are assigned to the nine bytes occupying the first column of the STS SPE. The distinction between TOH and POH is made so that transmission equipment can be specified without regard to the information structure that is being transported. The STS-1 and STS-3c formats have only one POH field. In the STS-3 format there are three POH fields, one for each payload. The shaded diagonals represent Pointer and POH bytes associated with STS-1 numbers two and three.

 Figure 9. STS-3 Overhead

 Figure 10. STS-3c Overhead

Section Overhead Definitions - SOH

FRANSWITCH`

The definitions for the Section Overhead Bytes are given below.

- A1, A2: Framing Two bytes are allocated in each STS-1 for Framing. The Pattern is A1 = F6[H] and A2 = 28[H]. These bytes are provided in all STS-1 portions of an STS-N/Nc signal.
- C1: STS-1 I.D. In earlier editions of the SONET standard, one byte labeled C1 in each STS-1 was allocated for an STS-1 identification function. These bytes are no longer used for this purpose. Instead, this overhead is currently allocated for Section Trace and Section Growth (defined below). However, to ensure interworking with older equipment, these bytes must be capable of transmitting and receiving the STS-1 Identification Codes. When used in this manner the following definition will apply. The C1 byte in Each STS-1 shall be set to a binary number corresponding to its order of appearance in the byte-interleaved STS-N frame where 01[H] is the number for the first STS-1 appearing in the frame. The C1 Byte is defined for all STS-1s in an STS-N/Nc signal.
- J0: Section Trace One byte is allocated to be used for a Section Trace function. This byte is defined only for STS-1 number one in an STS-N/Nc signal. J0 (formerly C1 of STS-1 number one) is used to repetitively transmit a one-byte fixed length string so that a receiving terminal can verify its continued connection to the intended transmitter. Any value in the range of 00[H] through FF[H] may be placed in this byte. When the Section Trace function is not supported or if no value has been assigned then 01[H] shall be transmitted.
- Z0: Section Growth One byte is defined in each STS-1 for future growth, except for STS-1 number one (defined as J0). For interworking with older equipment, the Z0 bytes shall be capable of being set consistent with the C1 definition described above.
- B1: Section BIP-8 One byte is allocated for a Section Error Monitoring function. This function is a bit-interleaved parity 8 code using even parity. The Section BIP-8 is calculated over all bits of the previous STS-N/Nc frame after scrambling. The computed BIP-8 is placed in the B1 Byte before scrambling. This byte is defined only for STS-1 number one of an STS-N/Nc signal.
- E1: Orderwire One byte is allocated to be used as a Section Orderwire. This is a local orderwire channel reserved for voice communications between STEs, hubs, and remote NEs. It is only defined for STS-1 number one.
- F1: Section User Channel One byte is set aside for the user's purposes. This byte is passed from Section to Section within a transmission system and is readable, writable, or both at each STE in that system. The use of this function is optional. The F1 Byte is defined only for STS 1 number one in an STS N/Nc signal.
- D1-D3: Section Datacom Channel Three bytes are allocated for a Section Data Communications Channel and are considered as a single 192 kbit/s message-based channel between STEs. The messaging protocols used are defined in ANSI T1.105.04. These bytes are defined only for STS-1 number one in an STS-N/Nc signal.

Line Overhead Definitions - LOH

The definitions for the Line Overhead Bytes are given below.

- H1, H2: Pointer Two bytes are allocated to a pointer that indicates the offset in bytes between the pointer and the first byte of the STS SPE. It allows alignment of the STS-1 TOHs in an STS-N/Nc signal and performance of frequency justification. In an STS-Nc signal the actual pointer is in the first set of H1 and H2 bytes. H1 and H2 bytes occupying STS-1 positions two through N carry a Concatenation Indicator, where: $H1c = 93[H]$ and $H2c = FF[H]$. These bytes are required in all STS-1 portions of an STS-N/Nc signal.
- H3: Pointer Action The Pointer Action Byte is allocated for frequency justification purposes. Depending on the pointer value, this byte is used to adjust the fill of input buffers. In the event of a negative justification, it carries valid information. This byte is required in each STS-1 portion of an STS-N/Nc signal.
- B2: Line BIP-8 One byte is allocated in each STS-1 for a Line Error Monitoring function. This function is a bit-interleaved parity 8 code using even parity. The Line BIP-8 is calculated over all bits of the Line Overhead and STS SPE of the previous frame before scrambling. The computed BIP-8 is placed in the B2 Byte before scrambling. This byte is defined for all STS-1s of an STS-N/Nc signal. The N B2 Bytes in an STS-N/Nc are intended to form a single error monitoring function capable of measuring error rate up to 10^{-3} independent of the value of N. It can be thought of as either: (1) N BIP-8 functions each processing $\frac{1}{N}$ of the signal or (2) a single BIP-(N×8) processing all of the information. The errors accumulated are to be accumulated into a single error count.
- K1, K2: APS Channel Two bytes are allocated for Automatic Protection Switching (APS) signaling between LTEs. The signaling protocols used are defined in ANSI T1.105.01. These bytes are defined only for STS-1 number one in an STS-N/Nc signal.
- D4-D12: Line Datacom Channel Nine bytes are allocated for a Line Data Communications Channel and are considered as a single 576 kbit/s message-based channel between LTEs. The messaging protocols used are defined in ANSI T1.105.04. These bytes are defined only for STS-1 number one in an STS-N/Nc signal.
- S1: Synchronization Messaging One byte is allocated for transporting synchronization status messages. Currently, only Bits 5 through 8 are defined. Bits 1 through 4 are reserved forfuture use. This byte is defined only in STS-1 number one in an STS-N/Nc signal.
- M0: STS-1 Line FEBE In a STS-1 signal one byte is allocated for a Line Far End Block Error (FEBE) function. Currently only Bits 5 through 8 are used. These bits are used to convey the count of errors detected by the B2 Byte. This count has nine legal values, i.e., zero through eight. The remaining seven values are interpreted as zero errors. Bits 1 through 4 are reserved for future use.
- M1: STS-N/Nc Line FEBE In a signal at or above the STS-3/3c level, one byte is allocated for a Line Far End Block Error (FEBE) function. The M1 Byte is located in the third STS-1 in an STS-N/Nc signal. The entire byte is used to convey a count of errors detected by B2 Bytes. This count has $(8 \times N) + 1$ legal values i.e., zero through $(8 \times N)$ errors. For rates below STS-48/48c, the remaining possible 255-($8 \times N$) values are interpreted as zero errors. At rates at and above STS-48/48c, if greater than 255 errors are detected the Line FEBE shall relay a value of 255 errors.
- Z1: Growth In a signal at or above the STS-3/3c level and less than the STS-192/192c rate, one byte is reserved in STS-1 numbers two through N of the STS-N/Nc signal for future growth. At rates greater than or equal to STS-192/192c, Z1 is only defined for STS-1 numbers two through 48.
- Z2: Growth In a SONET signal at or above the STS-3/3c level and at or less than STS-192/192c, one byte is reserved in all STS-1s except for STS-1 number three of the STS-N/Nc signal for future growth. At rates greater than or equal to STS-192/192c, Z2 is only defined for STS-1 numbers one, two, and four through 48.
- E2: Orderwire One byte is allocated to be used as a Line Orderwire. This is an express orderwire channel reserved for voice communications between LTEs. It is only defined for STS-1 number one.

Path Overhead Definitions - POH

SWITCH

Path Overhead is assigned to a payload by a source device (DS3 mapping circuit, DS1 to STS-1 mux, etc.) and remains with the payload until demultiplexed by the sink device. Intermediate LTEs may be required to monitor these bytes. POH functions are divided into four classifications:

- Class A Payload Independent Functions These functions have a standard format and coding and are required for all PTEs.
- Class B Mapping Dependent Functions These functions have a standard format and coding that are specific to the type of payload. They are needed for more than one type of payload but not necessarily all payloads. These functions are processed by the appropriate PTEs.
- Class C Application Specific Functions The format and coding for these functions may not be defined in the SONET Standards. These functions are processed by the appropriate PTEs.
- Class D Undefined Overhead functions These overhead bytes are reserved for future use.

The definitions for the Path Overhead Bytes are given below.

- J1: Path Trace; Class \overline{A} One byte is used to repetitively transmit a 64-byte fixed length string so that a sink device can verify its continued connection to the intended source device. The content of the message is not constrained by the SONET Standards. However, it is suggested that a message consisting of eight-bit ASCII characters, padded with NULL Characters, and terminated with CR and LF (total length 64 bytes) would be appropriate. If no message is designated then 00[H] is to be transmitted.
- B3: Path BIP-8; Class A One byte is allocated for a Path Error Monitoring function. This function is a bit interleaved parity 8 code using even parity. The Path BIP-8 is calculated over all bits of the previous STS SPE before scrambling. The computed BIP-8 is placed in the B3 Byte before scrambling.
- C2: Path Signal Label; Class A/B One byte is allocated to identify the construction and content of the SPE and for a Path Payload Defect Indicator (PDI-P). The Signal Label portion is a class A function. PDI-P is class B.
- G1: Path Status; Class A One byte is allocated to convey back to the Source PTE the Sink PTE status and performance. Bits 1 through 4 are a Path FEBE. These bits are used to convey the count of errors detected by the B3 Byte. This count has nine legal values i.e., zero through eight. The remaining seven values are interpreted as zero errors. Bits 5, 6 and 7 are used for a Path Remote Defect Indication (RDI-P). Bit 8 is reserved for future use.
- F2: Path User Channel: Class C One byte is allocated for user communications purposes between PTEs.
- H4: Multiframe Indicator; Class B This byte provides a generalized multiframe indicator for payloads. Currently, it is only used with VT structured payloads.
- Z3, Z4: Growth; Class D Two bytes are reserved for future use.
- Z5: Tandem Connection Maintenance / Path Data Channel; Class C One byte is allocated to support Tandem Connection Maintenance (TCM) and a Path Data Channel. Bits 1 through four are reserved for TCM functions. Bits 5 through 8 form a 32 kbit/s data channel that uses the LAPD protocol. The Path Data channel is used in TCM applications and is also available for communications between PTEs. However, TCM messages have priority. Since TCM terminating entities are not required to perform store and forward or Layer 2 termination for non-TCM messages, some or all of the preempted PTE to PTE messages may be lost and require retransmission.

POINTERS

Pointers are defined in SONET at the STS-N and VT Levels. The STS-1 Payload Pointer provides a mechanism to allow the flexible and dynamic alignment of the STS-1 SPE within the SONET Transport Frame. Dynamic alignment means that the STS-1 SPE is allowed to float within the Transport frame. Thus the pointer is able to accommodate differences not only in the phases of the STS-1 SPE and the TOH, but in the frame rates as well. As is shown in Figure 11, the STS-1 SPE will usually start in one frame and end in the following frame.

Figure 11. STS-1 Frame

The Pointer Bytes (H1 and H2) can be viewed as one 16-bit word as shown below. The last ten bits (7-16) of the Pointer Word carry the pointer value. This value is a binary number with a range of 0 to 782 that indicates the offset between the Pointer Bytes and the first byte of the SPE (J1). The TOH Bytes are not counted in the offset. For example, a value of "0" indicates that the SPE starts in the byte position immediately following the H3 Byte. The last column of this row is indicated by a pointer value of "86". A value of "87" specifies that the SPE starts at the byte position immediately following the K2 Byte. A value of "522" would position the start of the SPE in the byte position immediately following the C1/J0 Byte. The two S bits are not used in STS-1 Pointers and are set to "00".

Frequency Justification

If there is a frequency offset between the frame rate of the TOH and that of the STS-1 SPE, then the pointer value will be incremented or decremented, as needed, accompanied by a corresponding positive or negative stuff byte. Consecutive pointer operations must be separated by at least three frames in which the pointer value remains constant.

If the frame rate of the SPE is too slow with respect to the TOH, then the alignment of the envelope is periodically slipped back in time and the pointer is incremented by one. This is shown in Figure 12. The operation is indicated by inverting Bits 7, 9, 11, 13 and 15 (I Bits) of the Pointer Word. A positive stuff byte appears immediately after the H3 Byte in the frame containing the inverted I Bits. Subsequent pointers contain the new offset.

ISWITCH°

TRAN

If the frame rate of the SPE is too fast with respect to the TOH, then the alignment of the envelope is periodically advanced in time and the pointer is decremented by one. This operation is indicated by inverting Bits 8, 10, 12, 14 and 16 (D Bits) of the Pointer Word. A negative stuff byte appears in the H3 Byte Position in the frame containing the inverted D Bits. Subsequent pointers contain the new offset. This is shown in Figure 13.

New Data Flag

Bits 1 through 4 (N Bits) of the Pointer Word carry a New Data Flag (NDF). This is a mechanism that allows an arbitrary change of the value of the pointer if that change is due to a change in payload. Normal operation is indicated by a "0110" code in the N Bits. NDF is indicated by inversion of the N Bits to "1001". The new alignment is indicated by the pointer value accompanying the NDF and takes effect at the offset indicated.

Concatenation

A concatenation indication contained in the Pointer Word is used to show that the STS-1 is part of an STS-Nc. The operations indicated in the pointer word of the first STS-1 within the STS-Nc apply to all STS-1s within the group. The pointer value must be multiplied by N to obtain the byte offset into the STS-Nc envelope capacity. Positive and negative justifications are performed as N byte multiples. In the remaining pointer words in the group the I and D Bits are set to all "1"s. The N Bits are set to "1001" and the S Bits are set to "00". The PHAST-1 does not support concatenation but does provide a status bit indicating that a concatenation indication has been received in the H1 and H2 Bytes.

ISWITCH°

BLOCK DIAGRAM

The Block Diagram for the PHAST-1 is shown in Figure 14.

 Figure 14. PHAST-1 TXC-06101 Block Diagram

RECEIVE SIDE

The Multiplexer at the Receive Line Input selects either the Line Side Input or the looped signal from the Transmit Line Output. The selected signal is applied to the Rx TOH Processor. The Rx TOH Processor Block is responsible for Framing, De-scrambling, Overhead Distribution and Overhead Processing. All Section and Line Overhead Bytes are stored in RAM and may be read through the uPro¹ Interface. The Section and Line DCC Bytes are output at the Rx Section and Line DCC Ports as serial Bit streams suitable for interfacing to HDLC Controllers. The E_X-K_X/TOH Port has two modes of operation. In the First Mode it outputs the E1, E2, K1 and K2 Bytes in a manner that allows the E1 and E2 Bytes to be directly interfaced to CODECS. The other mode of operation allows external access to all of the Received TOH Bytes. Overhead Processing consists of J0 Processing, Error Accumulation (B1, B2, FEBE-L), Debouncing of selected TOH Bytes, Pointer Tracking and Alarm Detection. Section and Line Level Alarms are reported to the uPro Interface. AIS-L and Signal Fail conditions are output at the Alarm Port.

^{1.} Throughout this document "µPro" is used as a space-saving alias for "microprocessor".

The Rx POH Processor Distributes and Processes the POH Bytes. All bytes are stored in RAM and available at the Rx POH Port. Selected POH Bytes are debounced. B3 and FEBE-P error counts are accumulated. Path Level Alarms are reported to the μ Pro Interface. AIS-P conditions are output at the Alarm Port.

The Rx Ring Port is for use with a mated PHAST-1 in PPS Ring Operations. The information output consists of FEBE (Line and Path) values and Send RDI (Line and Path) indications.

The Terminal Timing Generator and Rx Re-timing FIFO are used to justify the STS-1 SPE to a Rx Reference Frequency. In certain modes of operation the Re-timing Function can be bypassed. The Reference Frequency may be derived from the Rx Line or from an External Reference Source. The Rx Re-timing FIFO Block performs Frequency Justification and Pointer Re-calculation.

The Rx Terminal Generator and Rx Terminal Port create and format the received Signal appearing at the Rx Terminal Port outputs. The Section and Line Overhead Bytes (not applicable in SPE-only Mode) appearing at the output may be taken from RAM, generated internally, or input at the ISC Port. The POH bytes are taken from RAM or internally generated. The Rx Terminal Generator generates the required bytes and performs Alarm Insertion.

TRANSMIT SIDE

The data to be transmitted enters the PHAST-1 at the Tx Terminal Port. The Tx Terminal Clock and Control Signals are generated and output by the PHAST-1 in Datacom Mode and are inputs for all other modes. The TOH bytes (not applicable in SPE-only Mode) are extracted and output at the ISC Port.

The Multiplexer at the input to the Tx Terminal Processor selects either the Tx Terminal Port Data or the looped signal from the Rx Terminal Generator. The Tx Terminal Processor performs Frame Delineation, Pointer Tracking, stores all TOH (if present) and POH Bytes in RAM, accumulates B1, B2 and B3 errors, and detects Terminal Side Alarms. The payload portion of the STS-1 SPE is forwarded to the Tx Re-Timing FIFO.

The Line Timing Generator and Tx Re-timing FIFO are used to justify the STS-1 SPE to a Tx Reference Frequency. In certain modes of operation the Re-timing Function can be bypassed. The Reference Frequency may be derived from the Tx Terminal or from an External Reference Source. The Tx Re-timing FIFO performs Frequency Justification and Pointer Recalculation.

The Tx OH Generator is responsible for Section, Line and Path Overhead Byte Assembly, TOH and POH Level Alarm Insertion, and scrambling. The POH bytes may be selected from RAM or input at the Tx POH Port. Alarms are generated as a result of Rx Side anomalies, Terminal Side conditions, Alarm Port Input, Tx Ring Port Input or upon command from the µPro Interface. The TOH Bytes are either internally generated, taken from RAM, or input externally. The external sources for the TOH Bytes are the Tx E_x-K_y/TOH Port, the Tx Line DCC Port, or the Tx Section DCC Port. Alarms are generated as a result of Rx Side anomalies, Terminal Side conditions, Alarm Port Input, Tx Ring Port Input or upon command from the µPro Interface. The Tx Line Output consists of either the Tx OH Generator Output or the looped Received Line Signal.

PIN DIAGRAMS

PIN DESCRIPTIONS

Power Supply, Ground and Spare Pins

*Note: $I = Input$; $O = Output$; $P = Power$; $(T) = Tri-state$

Reference Inputs

**Note: See the Input, Output and I/O Parameters section for Type descriptions.

Receive Line Side Interface

Transmit Line Side Interface

Terminal Side Interface

TOH Port

TRANSWITCH'

POH Port

TRANSWITCH'

ISC Port

TRANSWITCH

Ring Port

Section and Line Data Communications Port

Microprocessor Interface

Boundary Scan Interface

TRANSWITCH'

Alarm Port

Miscellaneous Pins

ABSOLUTE MAXIMUM RATINGS AND ENVIRONMENTAL LIMITATIONS

Notes:

1. Conditions exceeding the Min or Max values may cause permanent failure. Exposure to conditions near the Min or Max values for extended periods may impair device reliability.

2. Pre-assembly storage in non-drypack conditions is not recommended. Please refer to the instructions on the "CAU-TION" label on the drypack bag in which devices are supplied.

THERMAL CHARACTERISTICS

POWER REQUIREMENTS

INPUT, OUTPUT AND I/O PARAMETERS

INPUT PARAMETERS FOR TTL

INPUT PARAMETERS FOR TTLp

INPUT PARAMETERS FOR CMOS

INPUT PARAMETERS FOR CMOSp

OUTPUT PARAMETERS FOR CT4

OUTPUT PARAMETERS FOR CT8

Notes:

- 1. $V_{\text{IH}} = 5.25 \text{ V}$
- 2. $V_{DD} = 3.15$ V, $I_{OH} = Max$ at rated current (4 or 8 mA)
- 3. $V_{DD} = 3.15 V$, $I_{OL} = Max$ at rated current (4 or 8 mA)
- 4. $V_{DD} = 3.15 V$
- 5. $V_{DD} = 3.45$ V, Input = 0 V
- 6. Both CT outputs are CMOS and TTL compatible
- 7. Suffix p on Input Pin Type indicates that it is equipped with a pull-up feature
- 8. Leakage current is from V_{DD} and is most pronounced at -40 $^{\circ}$ C
TIMING CHARACTERISTICS

This section presents the detailed timing characteristics for the PHAST-1. All output times are measured with a load capacitance of 25 pF, unless otherwise indicated. Timing parameters are measured at:

- 1. TTL Inputs $V_{\text{IL}} = 0 \text{ V}$, $V_{\text{IH}} = 3.0 \text{ V}$, and Input Transitions = 1.4 V 2. TTL Outputs - 1.4 V 3. CMOS Inputs $V_{IL} = 0 V$, $V_{IH} = V_{DD}$, and Input Transitions = $(V_{DD}/2) V$
- 4. CMOS Outputs $[(V_{OH} + V_{OI})/2]$ V

TIMING GENERATORS

Figures 17, 18 and 19 show the timing requirements for both the Terminal Timing Generator and the Line Timing Generator. The Timing Generators synchronize to the first Rising Edge of the clock following the active Level of the Frame Reference.

 Figure 17. TTG and LTG 51.84 Mbit/s Input Timing

Figure 18. TTG and LTG 6.48 Mbyte/s Input Timing

TRANSWITCH

TRA WITCH®

TERMINAL TIMING IN PARALLEL MODES

When the PHAST-1 is operating in modes where TCLK is set to "0" and when the Tx terminal port is in a configuration which does not have a 51.84 MHz clock, then TLCI and TFRI must be supplied as follows:

- 1. TLCI and TPCI/O derived from the same source
- 2. the phase relationship shown in Figure 20 must be maintained.

Please refer to the Line Timing Generator subsection at the beginning of the Operation section.

Notes:

- 1. If TPCI/0 is 6.48 Mbit/s then TPDI(0-7) Data must be the C1 Byte.
- 2. If TPCI/0 is 19.44 Mbit/s then TPDI(0-7) Data must be the third C1 Byte.
- 3. Cross-hatched periods in waveform diagrams represent "Don't Care" inputs or indeterminate outputs.

Figure 20. Frame Phase Margin - Tx Re-Timing Disabled

LINE SIDE TIMING

Figures 21 and 22 detail the timing for the Receive and Transmit Line Inputs and Outputs, respectively.

 Figure 21. Receive Line Input Timing

Figure 22. Transmit Line Output Timing

Notes:

1. See LTG Timing Characteristics (Figure 17).

2. With 25 pF load

<u>TRANSWITCH'</u>

ORDER WIRE-APS / TOH PORT TIMING

The output timing characteristics of the Order Wire-APS (OW/APS) / Port are shown in Figures 23 and 24.

Note 1: With 25 pF Load

Figure 23. Rx OW-APS / TOH Port Output Timing

Figure 24. Tx OW-APS / TOH Port Input Timing

Note 1: With 25 pF Load

SECTION AND LINE DCC PORT TIMING

The output timing for the Section and Line DCC Ports are shown in Figures 25 and 26. Figures 27 and 28 depict the input timing.

Figure 25. Rx Section DCC Port Output Timing

Note 1: With 25 pF Load

Figure 26. Rx Line DCC Port Output Timing

Note 1: With 25 pF Load

TRANSWITCH*

Figure 27. Tx Section DCC Port Input Timing

Note 1: With 25 pF Load

Figure 28. Tx Line DCC Port Input Timing

Note 1: With 25 pF Load

POH PORT TIMING

The output timing characteristics of the POH Port are shown in Figure 29. Figure 30 depicts the input timing.

Note 1: With 25 pF Load

Figure 29. Rx POH Port Output Timing

Figure 30. Tx POH Port Input Timing

Note 1: With 25 pF Load

TRANSWITCH

RING PORT TIMING

The output timing characteristics of the Ring Port are shown in Figure 31. Figure 32 depicts the input timing.

Notes:

1. Clock is gapped and remains Low during the first bit time of each Row and for the entire first Row of the Frame.

2. With 25 pF Load

Figure 31. Rx Ring Port Output Timing

Figure 32. Tx Ring Port Input Timing

<u>TRAM</u> **WITCH®**

TERMINAL SIDE TIMING

The Tx and Rx Terminal Port Timing is shown in Figures 33-42.

Figures 33 through 36 show the output timing for the Rx Terminal Port. Figure 36 depicts the outputs when the PHAST-1 is configured for the first third of the Bus.

Notes:

1. See TTG or Rx Line Timing Characteristics (Figures 17 or 21).

2. With 25 pF Load

Figure 33. SONET and Datacom Serial Output Timing

Notes:

1. See TTG or Rx Line Timing Characteristics (Figures 17 or 21).

2. With 25 pF Load

TRANSWITCH

Figure 35. 6.48 Mbyte/s Parallel Output Timing

Notes:

- 1. See TTG or Rx Line Characteristics (Figures 17, 18 or 21).
- 2. RRCI when RETSEL = "1"

TRANSWITCH*

- 3. RRCI when RETSEL = "0"
- 4. TPCO inverted (dotted line) when INVPCK = "1"
- 5. In Datacom Mode TPCO may be gapped.
- 6. \uparrow TPCO when INVPCK = "1" of the statistic mean
 6. The Solven IN
 7. With 25 pF Load
-

Figure 36. 19.44 Mbyte/s Parallel Output Timing

TRANSWITCH

SWITCH' TR.

Notes:

- 1. See TTG Characteristics (Figure 19).
- 2. TPCO inverted (dotted line) when \overrightarrow{INVPCK} = "1"
- 3. \uparrow TPCO when INVPCK = "1"
- 4. With 25 pF Load
- 5. Delay is from \uparrow RRCI to \downarrow TPCO when INVPCK = "1"

Tx Terminal Port Timing

Figure 37 through 42 show the input timing for the Tx Terminal Port. Figure 42 depicts the inputs when the PHAST-1 is configured for the first third of the Bus.

Figure 37. Serial SONET and SPE-Only Input Timing

Figure 38. Serial Datacom Input Timing

Notes:

1. See LTG Timing Characteristics (Figure 17).

2. With 25 pF Load.

Figure 39. 6.48 Mbyte/s Parallel SONET Input Timing

Note 1: Sampling occurs on Falling Edge of TPCI/O (dotted line) when INVPCK = "1".

Figure 40. 6.48 Mbyte/s Parallel Datacom Input Timing

Notes:

- 1. See TTG and LTG Timing Characteristics (Figures 17 and 18).
- 2. DRCI when $DETSEL = "1"$
- 3. DRCI when DETSEL = "0"
- 4. TPCI/O inverted (dotted line) when INVPCK = "1".
- 5. TPCI/O can be gapped during TOH and POH Times.
- 6. \uparrow TPCI/O when INVPCK = "1"
- 7. With 25 pF Load

Figure 41. 19.44 Mbyte/s Parallel SONET Input Timing

Notes:

1. Sampling occurs on Falling Edge of TPCI/O (dotted line) when INVPCK = "1".

2. With 25 pF Load

Notes:

- 1. See LTG Timing Characteristics (Figure 19).
- 2. TPCI/O inverted (dotted line) when INVPCK = "1"
- 3. TDDLY = "1"
- 4. \uparrow of TPCI/O when INVPCK = "1".
- 5. When TDDLY = "1", Data is sampled one TPCI/O Period later.
- 6. With 25 pF Load

<u>TRANSWITCH'</u>

7. TSYNI/O is High during all three slots of C1 time.

<u>TRA</u> *WITCH®*

ISC PORT TIMING

The output timing characteristics of the ISC Port are shown in Figure 43. Figure 44 depicts the input timing.

Figure 43. ISC Port Output Timing

Notes:

1. t_{CYC}, t_{PWH} and t_{PWL} will vary during pointer movements.

2. With 25 pF Load

Figure 44. ISC Port Input Timing

Notes:

1. t_{CYC} , t_{PWH} and t_{PWL} will vary during pointer movements and when gaps occur following E2 and D3 bytes.

2. With 25 pF Load.

<u>TRANSWITCH*</u>

MICROPROCESSOR INTERFACE TIMING

TRANSWITCH*

Figures 45 through 50 present the µPro Interface timing requirements.

Figure 45. Intel Multiplexed Read Timing

Notes:

TRAI

- 1. With 75 pF Load.
- 2. Or time RDY is Low whichever is greater.

SWITCH°

- 3. $t_{WA} = 325 \text{ ns}^5$ from \uparrow RDY of two-byte read* to \downarrow RD of next read of a different address
- 10 ns from \uparrow RDY of any other case of read to \downarrow WR or \downarrow RD.
- 4. 600 ns^5 + max of: (0 ns), or

(65 ns) - (time since ↑ RDY of last two-byte read* to same address), or

- (310 ns) (time since $\uparrow \overline{WR}$ of last one-byte write to same address), or
- (620 ns) (time since $\uparrow \overline{WR}$ of last two-byte write* to same address).
- 5. Increase time by 200 ns for SPE mode with evenly spaced gaps, or by 775 ns if gaps are grouped together in a row.
- 6. All references to edges of $\overline{\text{RD}}$ or $\overline{\text{WR}}$ for access times or wait times between accesses are understood to be with pin **SEL Low, which selects this device.**
- Two-byte read/write is a read or write of the low byte of a 16-bit counter when CNT16EN = "1".

Figure 46. Intel Multiplexed Write Timing

Continued on next page

Notes:

- 1. With 75 pF Load.
- 2. Or time RDY is Low whichever is greater.
- 3. $t_{WA} = 600 \text{ ns}^5$ from $\uparrow \overline{WR}$ of one-byte write to $\downarrow \overline{RD}$ of next read of a different address 900 ns⁵ from $\uparrow \overline{\text{WR}}$ of two-byte write* to $\downarrow \overline{\text{RD}}$ of next read of a different address 10 ns from $\uparrow \overline{WR}$ of any other case of write to $\downarrow \overline{WR}$ or $\downarrow \overline{RD}$.
- 4. Max of: (0 ns), or
	-
	- $(350 \text{ ns})^5$ (time since \uparrow RDY of last two-byte read* to same address), or
	- (900 ns)⁵ (time since $\uparrow \overline{\text{WR}}$ of last two-byte write* to any address), or
	- (600 ns)⁵ (time since $\uparrow \overline{\text{WR}}$ of last one-byte write to any address).
- 5. Increase time by 200 ns for SPE mode with evenly spaced gaps, or by 775 ns if gaps are grouped together in a row.
- 6. All references to edges of RD or WR for access times or wait times between accesses are understood to be with the SEL pin Low, which selects this device.
- Two-byte read/write is a read or write of the low byte of a 16-bit counter when CNT16EN = "1".

Figure 47. Intel Read Timing

Notes:

1. With 75 pF Load.

TRANSWITCH°

- 2. Or time RDY is Low whichever is greater.
- 3. $t_{W1} = 325 \text{ ns}^5$ from \uparrow RDY of two-byte read* to \downarrow RD of next read of a different address 10 ns from \uparrow RDY of any other case of read to \downarrow WR or \downarrow RD.
- 4. 600 ns^5 + max of: (0 ns), or

(65 ns) - (time since ↑ RDY of last two-byte read* to same address), or

(310 ns) - (time since $\uparrow \overline{WR}$ of last one-byte write to same address), or

(620 ns) - (time since $\uparrow \overline{\text{WR}}$ of last two-byte write* to same address).

5. Increase time by 200 ns for SPE mode with evenly spaced gaps, or by 775 ns if gaps are grouped together in a row.

6. All references to edges of RD or WR for access times or wait times between accesses are understood to be with the All references to edges of RD or WR fo
SEL pin Low, which selects this device.
Tue bute read/write is a read or write of

Two-byte read/write is a read or write of the low byte of a 16-bit counter when CNT16EN = "1".

Figure 48. Intel Write Timing

Notes:

1. With 75 pF Load.

*TRANSWITCH**

- 2. Or time RDY is Low whichever is greater.
- 3. $t_{W1} = 600 \text{ ns}^5$ from $\uparrow \overline{\text{WR}}$ of one-byte write to $\downarrow \overline{\text{RD}}$ of next read of a different address 900 ns⁵ from $\uparrow \overline{\text{WR}}$ of two-byte write* to $\downarrow \overline{\text{RD}}$ of next read of a different address 10 ns from $\uparrow \overline{WR}$ of any other case of write to $\downarrow \overline{WR}$ or $\downarrow \overline{RD}$.
- 4. Max of: (0 ns), or
	- (350 ns)⁵ (time since \uparrow RDY of last two-byte read* to same address), or
	- (900 ns)⁵ (time since $\uparrow \overline{\text{WR}}$ of last two-byte write* to any address), or
	- $(600 \text{ ns})^5$ (time since $\uparrow \overline{\text{WR}}$ of last one-byte write to any address).
- 5. Increase time by 200 ns for SPE mode with evenly spaced gaps, or by 775 ns if gaps are grouped together in a row.
- 6. All references to edges of \overline{RD} or \overline{WR} for access times or wait times between accesses are understood to be with the
- SEL pin Low, which selects this device.
 SEL pin Low, which selects this device.
 Two-byte read/write is a read or write of Two-byte read/write is a read or write of the low byte of a 16-bit counter when CNT16EN = "1".

Figure 49. Motorola Read Timing

Notes:

1. With 75 pF Load.

TRANSWITCH*

- 2. Or time DTK is High whichever is greater.
- 3. tW1 = 325 ns⁵ from \sqrt{DTK} of two-byte read* to \sqrt{SEL} of next read of a different address 10 ns from $\sqrt{\text{DTK}}$ of any other case of read to $\sqrt{\text{SEL}}$.
- 4. 600 ns^5 + max of: (0 ns), or

(65 ns) - (time since \sqrt{DTK} of last two-byte read* to same address), or

(310 ns) - (time since ↑ SEL of last one-byte write to same address), or

 (620 ns) - (time since \uparrow SEL of last two-byte write* to same address).

5. Increase time by 200 ns for SPE mode with evenly spaced gaps, or by 775 ns if gaps are grouped together in a row.
***** Two-byte read/write is a read or write of the low byte of a 16-bit counter when CNT16EN = "1".

Two-byte read/write is a read or write of the low byte of a 16-bit counter when CNT16EN = "1".

Figure 50. Motorola Write Timing

Notes:

1. With 75 pF Load.

TRANSWITCH*

- 2. Or time \overline{DTK} is High whichever is greater.
- 3. t_{W1} = 600 ns⁵ from \uparrow SEL of one-byte write to \downarrow SEL of next read of a different address 900 ns 5 from \uparrow $\overline{\text{SEL}}$ of two-byte write* to \downarrow $\overline{\text{SEL}}$ of next read of a different address 10 ns from \uparrow SEL of any other case of write to \downarrow SEL.
- 4. Max of: (0 ns), or
	- (350 ns)⁵ (time since \sqrt{DTK} of last two-byte read* to same address), or
	- (900 ns)⁵ (time since \uparrow SEL of last two-byte write* to any address), or
	- $(600 \text{ ns})^5$ (time since \uparrow SEL of last one-byte write to any address).
- 5. Increase time by 200 ns for SPE mode with evenly spaced gaps, or by 775 ns if gaps are grouped together in a row. 5. Increase time by 200 ns for SPE mode with evenly spaced gaps, or by 775 ns if gaps are grou
* Two-byte read/write is a read or write of the low byte of a 16-bit counter when CNT16EN = "1".
-

TRANSWITCH

MEMORY MAP

The overall Memory Map is shown in Figure 52. All register (byte location) addresses are shown in Hex as xyz[H]. The row positions represent the least significant address character (z). Detailed descriptions of the used byte locations are provided in the following sections.

Note: Shaded portions are not equipped. Status and control bit locations are shown on pages 79 and 84.

Figure 52. Overall Memory Map

The relationship between the bits of a Transmission Byte, e.g., C1, and the corresponding bits of a PHAST-1 memory map byte location is shown below.

DEVICE IDENTIFICATION - Read Only

Note: Device identification is not encoded in the Device Identification byte locations.

RX TOH BYTES - Read/Write

TRANSWITCH'

RX POH BYTES - Read/Write

STATUS AND CONTROL REGISTERS (0E8[H]-0FF[H]) - Read/Write

Notes:

1. SRn = Status Register n, CRn = Control Register n. See following pages for descriptions of the register bits.

2. $R =$ Read Only, $R/W =$ Read/Write

3. Resets to all "0"s when Read; also resets the next higher address register to all "0"s when Read

4. Unlatched values only

5. Write "1" to Clear also resets corresponding bit of next lower address register to "0".

TX TOH BYTES - Read/Write

TX POH BYTES - Read/Write

TRANSWITCH

STATUS AND CONTROL REGISTERS (1DB[H]-1FF[H]) - Read/Write

Notes:

1. SRn = Status Register n, CRn = Control Register n. See following pages for descriptions of the register bits.

2. $R = Read Only, R/W = Read/Write$

3. Resets to all "0"s when Read; also resets the next higher address register to all "0"s when Read

4. Unlatched values only

5. Write "1" to Clear also resets corresponding bit of next lower address register to "0".

STATUS REGISTER DESCRIPTIONS

STATUS REGISTER 0

Notes:

1. When Internally generated (RXLOS pin is High), this is a device level alarm. It is not the Physical Layer LOS.

2. This is a short duration event (« 1 Frame). The µPro may not be able to read the unlatched value.

Notes:

1. This is the alarm that is used to report Single Bit RDI-P. It is retained for backwards compatibility.

2. This is a short duration event (« 1 Frame). The µPro may not be able to read the unlatched value.

Note 1: This is a short duration event (« 1 Frame). The µPro may not be able to read the unlatched value.

See notes on next page

Notes

TRA

- 1: For Bellcore GR-253-CORE issue 2 compliance, if C2 REG.[H] = 00 also set control bits C2UPRDI and C2MPRDI (bits 3 and 2 in control register 7) to 0. The local microprocessor should also ignore the unequipped and mismatch alarms.
- 2: When the received C2[H] value is 00 both C2MIS and C2UNEQ alarms are generated. For Bellcore GR-253-CORE issue 2 compliance only, C2UNEQ should be reported by the local microprocessor.
- 3: When the expected signal label in C2 REG.[H] = 02 or 03, values of received C2[H] from E1 through FB do not generate a C2MIS alarm; they indicate the number of VT's with payload defects (see RPDI-P in Status Register 6).
- 4: B2EBER and B3EBER thresholds are set as described in the operations section under "Rx B2 processing" and "Rx B3 processing".

STATUS REGISTER 4

SWITCH

- 1. This is a short duration event (« 1 Frame). The µPro may not be able to read the unlatched value.
- 2. If Automatic Rx FIFO Reset is enabled (RFREN = "1") this is a short duration event and the µPro may not be able to If Automatic Rx FIFO Res
read the unlatched value.

Notes:

1. This alarm is inhibited in all serial modes or if DISTBPE = "1".

2. If SONET Mode is selected and C1J1EN = "1", Parity is checked over TPDI0-TPDI7, TSYNI/0 and TSPEI/O. If C1J1EN = "0" or Datacom Mode is selected, parity is checked over TPDI0-TPDI7.

3. This is a short duration event (« 1 Frame). The µPro may not be able to read the unlatched value.

4. If Automatic Tx FIFO Reset is enabled (TFREN = "1") this is a short duration event and the µPro may not be able to read the unlatched value.

Note:

1. See C2MIS in Status Register 3, Bit 2.

<u>Transwitch:</u>

CONTROL REGISTER DESCRIPTIONS

CONTROL REGISTER 0

^{1.} If SPE-only Mode is selected, this control has no effect and neither condition occurs.

^{2.} If TTOHEN = "1", ISC Port Data will be used when Bit Equal to "0".

^{3.} This control is only enabled if RA2E = "0".

^{4.} The J1 Bytes are always passed through from the Rx Line. The H4 Byte selection is controlled by H4INT. The Rx POH Insert RAM B3 Location contains the recalculated B3 value. B3 Recalculation is performed and the Insert Location is used if RPATH or H4INT = "1". sert F
<mark>ised</mark> i

Notes:

1. If SPE-only Mode is selected, this control bit has no effect and neither condition occurs.

2. If TTOHEN = "1" or RCLK = "1" then ISC Port Data will be used if Bit Equal to "0".

3. If STS1 = "1" this control is disabled and B1 Byte value is recalculated.

CONTROL REGISTER 2

- 1. If SPE-only mode is selected, this control is disabled. Only the Serial Interfaces are active at Both the Tx and Rx Terminal Ports.
- 2. If Pin MBEI is Low, this control is disabled. Only the Parallel Interfaces, operating at 19.44 Mbyte/s, are active at Both the Tx and Rx Terminal Ports.
- 3. If PARA = "1", RCLK = "1" and RETSEL = "0", only the Parallel Interfaces, operating at 6.48 Mbyte/s, are active at Both the Tx and Rx Terminal Ports.

- 1. The following operations are performed during a FIFO Reset:
	- (1) AIS-P output at Rx Terminal Port,
	- (2) FIFO is re-centered,
	- (3) New Pointer Value is calculated,
	- (4) AIS-P is terminated with the New Pointer value and active NDF indication.

- 1. If SPE-only Mode is selected, this control is disabled and Bit Equal to "0" condition applies.
- 2. If either (SPE and DATACOM = "0") or (SPE = "1", Pin \overline{MBE} is Low and DATACOM = "0") then the device is in SONET Mode. See Table 1.
- 3. RSPE is always High, and TPCO is never gapped, during fixed stuff Bytes times (columns 30 and 59).

- 1. This applies to inputs from Rx Line, Tx Terminal and Tx TOH Port.
- 2. This applies to Tx and Rx Side Pointer Generation.
- 3. If SPE-only or Datacom Modes are selected, this control is disabled. The methodologies for Frame Delineation are inherent to these operations.
A Depart set to "4" in STS N Made (control bit STS4, "0" in control register inherent to these operations.
- 4. Do not set to "1" in STS-N Mode (control bit STS1="0" in control register 2, bit 7).

Notes:

1. If TIDL and IDLSEL = "1", TPATH is disabled and the POH Bytes are taken from the Tx POH Insert locations. The controls TXH4INS, TPFEBEEN, TPRDIEN, TPRDICD, TPRDISD and TPRDIPD are functional.

- 2. If TIDL = "1" and IDLSEL = "0" the Tx POH Bytes are forced to "0" and all Tx POH selection controls are disabled.
- 3. This control is effective only if TIDL = "1".
- 4. These controls are for use when the 19.44 Mbyte/s bus will be only partly populated.
- 5. If multiple alarm conditions exist simultaneously, the transmitted RDI follows the following priority; RDI-P = "101" first, $RDI-P = "110"$ second and $RDI-P = "010"$ third; if no alarm is present $RDI-P = "001".$

Notes:

- 1. If SPE-only Mode is selected or TCLK = "1", this control is disabled and Bit Equal to "1" condition applies.
- 2. This control is only enabled if TA2E = "0".
- 3. If TIDL = "1", this control is disabled and Bit Equal to "1" condition applies.
- 4. The H4 Byte is also controlled by H4INT and TXH4INS. The Tx POH Insert RAM B3 Location contains the recalculated B3 Value. If TPATH = "0" and H4INT, TPFEBEEN, TPRDIEN, TPRDICD, TPRDISD, or TPRDIPD = "1" then B3 will be recalculated and the Insert Location will be used. See TJ1EXT, TC2EXT, TG1EXT, TF2EXT, TZ3EXT, TZ4EXT and TZ5EXT for Insert Location usage.
- 5. This control is enabled if SPE-only Mode is selected or TRAPS = "1".

Notes:

- 1. If SPE-only Mode is selected or TCLK = "1", this control is disabled and Bit Equal to "1" condition applies.
- 2. If SPE-only Mode is selected, Pin MBEI is Low, or RCLK = "1" then this control is disabled and Bit Equal to "0" condition applies. Rx Re-timing is only optional for Serial or 6.48 Mbyte/s Parallel SONET and Datacom Modes.
- 3. If SPE-only Mode is selected, this control has no effect and neither condition occurs.
- 4. If TTOHEN = "1" or RCLK = "1", ISC Port Data will be used when Bit Equal to "0".

Notes:

- 1. If Pin MBEI is Low, this control is disabled and Bit Equal to "0" condition applies.
- 2. If either (SPE and DATACOM = "0") or (SPE = "1", Pin $\overline{\text{MBE}}$ is Low and DATACOM = "0") then the device is in SONET Mode. See Table 1.
- 3. If SPE-only Mode is selected, this control is disabled and Bit Equal to "1" condition applies.
- 4. If TCLK = "1", the Tx Terminal Option for Tx Line TOH Bytes and the option to turn off Tx re-timing are disabled. If TCLK = "0", these options are enabled.
- 5. If a Frame Pulse is not supplied the starting point of the generated frame will be arbitrary.
- 6. See TRC1, TRE1, TRE2, TRF1, TRSD, TRLD, TRZ1 and TRZ2.
- 7. If TCLK = "0" and the Terminal Port is in a mode that does not have a 51.84 Mbit/s Clock then TLCI and TFRI must adhere to the relationship shown in Figure 20.
- 8. If Pin MBEI is High and RCLK = "1", External Source Selection is controlled by RETSEL.
- 9. If Pin MBEI is Low, control is disabled and Bit Equal to "1" condition applies. RRCI/RRFI are 19.44 Mbit/s Reference Clock and Frame.
- 10. If SPE Mode is selected, SONET Mode is selected and C1J1EN = "1", or TCLK = "1", this control is disabled and Bit Equal to "1" condition applies. Tx Re-timing is only an option if Datacom Mode is selected or if SONET Mode is selected and C1J1EN = "0".

Notes:

- 1. The following operations are performed during a FIFO Reset:
	- (1) AIS-P output at Tx Line Port,
	- (2) FIFO is re-centered,
	- (3) New Pointer Value is calculated,
	- (4) AIS-P is terminated with the New Pointer value and active NDF indication.
- 2. This control is only enabled if TRLOOP = "1"

Notes:

1. If OA = "1", Control is disabled and Bit Equal to "0" condition applies.

2. The settings for the appropriate 1ST Level Control (TRFRM, TRC1, TRE1, TRF1, TRSD, TRZ1, TRZ2 or TRE2) must be such that the Tx TOH Insert RAM Location(s) is(are) enabled for output at the Tx Line Port.

3. This control is only enabled if $TA2E = "0"$

Note 1. If B2MULT(2-0) = "110" or "111", control is disabled and Bit Equal to "0" condition applies.

Notes

1. This control is not effective if Pin $\overline{\text{MBE}}$ is Low or if PARA or RCLK = "0".

2. When set to a non-zero value other than 110 or 111, the entire excessive BER Algorithm is scaled by the power of 10 listed. For example, setting B2MULT(2-0) = "010" multiplies the B2M value by 100, effectively multiplying the number of frames in a block by 100, making the threshold 100 times more sensitive to errors and extending the detection and clearing times 100 times longer.

Note 1. If OA = "1", control is disabled and Bit Equal to "0" condition applies.

Notes:

1. If J0EN1 = "0" the Rx Line C1/J0 RAM Location is 01C[H] and the C1/J0 Tx Insert RAM Location is 13C[H].

2. If J0EN1 = "1" the Rx Line J0 Message RAM locations are accessed at 080[H] - 0BF[H] and the J0 Message Tx Insert RAM Locations are accessed at 180[H] - 1BF[H]. (J0RWEN must be set to access these J0 bytes.))" = 1
1 ⁼ "1
pcatio

Notes:

- 1. RDI-PxD (where $x = S$, C or P) is inserted at the Tx Line Port by overwriting the selected bits of the G1 Byte. See TPRDIEN.
- 2. If RING = "0", TPRDICD or TPRDIPD = "1" will result in RDI-PCD/PD being inserted in the Tx Line Port Data. If RING and TPRDIEN = "1" then insertion of RDI-PCD/PD in the Tx Line Port Data will be controlled by the Ring Port Input Data.
- 3. This control is only enabled if B3MULT(2-0) \neq "110" or "111".

OPERATION

In this section the following nomenclature is used to identify memory map register and bit locations:

(CRn; $y^{256}y^{16}y^{0}$ [H], Bit z), (SRn; $y^{256}y^{16}y^{0}/y^{0}$ [H], Bit z) and $y^{256}y^{16}y^{0}$ [H] where: $CRn = Control Register number n (0-19)$

SRn = Status Register number n (0-9)
 $y^{256}y^{16}y^0$ = the Register's Address in Hex = the Register's Address in Hex the Bit Number $(0-7)$

In the text which follows, the first occurrence of a Control Bit, Status Bit or Memory Location will be identified by the Bit's Symbol or Memory Location's name, and the location as described above. Subsequent references to that entity will not have the location identified. The locations of all Control and Status Bits can be found on pages 79 and 84.

PRIMARY OPERATING MODES

The PHAST-1 may be operated in any of three Primary Operating Modes (P.O.M.):

- 1. SONET
- 2. Datacom
- 3. SPE-only

The P.O.M. of the device determines the form and content of the information at the Rx and Tx Terminal Ports.

In SONET Mode the Terminal Side information consists of the full SONET Format (TOH and SPE consisting of POH and Payload). The Control Signals are used to differentiate between the TOH and SPE portions. The Rx Terminal Port Data, Clock and Control Signals are all outputs. The Tx Terminal Port Data, Clock and Control Signals are all inputs. When this mode of operation is used, an external source is required to create the Tx Terminal Port Timing and Control signals.

The Terminal Side information in Datacom Mode is the same as for SONET Mode. However, the Control Signals can be configured to gap out the POH byte times. The Rx Terminal Port Data, Clock and Control Signals are all outputs. The Tx Terminal Port Clock and Control Signals are outputs and the Data is input. With this operating mode an external timing generator, for Tx Terminal Port timing and control, is not required.

The Terminal I/O in SPE-only mode consists only of the SPE portion of the SONET signal. The TOH Bytes are not present. The Rx Terminal Port Data, Clock and Control Signals are all outputs. The Tx Terminal Port Data, Clock and Control Signals are all inputs. When this mode of operation is used an external source is required to create the Tx Terminal Port Timing and Control Signals.

In SONET and Datacom modes, the Rx and Tx Terminal Ports can be configured for Serial I/O at 51.84 Mbit/s or Parallel I/O at either 6.48 Mbyte/s or 19.44 Mbyte/s. When SPE-only Mode is selected, Rx and Tx Terminal Port operation is restricted to Serial I/O. The controls SPE (CR10; 1FA[H], Bit 7), DATACOM (CR5; 0FD[H], Bit 6) and the Pin MBEI are used to define the P.O.M. Serial or parallel operation is invoked with the control PARA (CR2; 0FA[H], Bit 6) The interaction of these controls is hierarchical in nature as shown in Table 1.

Table 1. Primary Operating Modes

There are two additional Tx Terminal Port Modes that are invoked when SONET Mode is selected. These are C1J1 Mode and Framing Mode. They are controlled by C1J1EN (CR6; 0FE[H], Bit 1). When set to "1", Frame Delineation is accomplished with the signals TSYNI/O and TSPEI/O. When set to "0", the incoming A1/A2 and H1/H2 Bytes are used to determine Frame and SPE alignment.

TIMING GENERATORS

The PHAST-1 contains two timing generators. They are the Terminal Timing Generator and the Line Timing Generator. These reside in the Receive Side and Transmit Side, respectively (see Figure 14).

Terminal Timing Generator

The Terminal Timing Generator (TTG) creates the signals required for the Rx Re-timing FIFO (when Receive Re-timing is enabled), the Rx Terminal Generator and the Rx Terminal Port. The external inputs to the TTG are the pins RRCI and RRFI/RRFI. RRFI/RRFI is active High when RRCI is 6.48 or 19.44 Mbit/s and active Low when RRCI is 51.84 Mbit/s. The use of RRFI/RRFI is optional. If a frame pulse is not supplied, the start of the frame generated at the Rx Terminal Port will be arbitrary. If it is not used, RRFIEN (CR3; 0FB[H], Bit 7) should be set to "0" to prevent alarm generation. When employed, the generated frame will track the reference frame. If RRFI/RRFI fails, the alignment of the generated frame will be maintained. Any change in position of RRFI/RRFI is reported as Rx Reference Change of Frame Alignment - RRCOFA (SR4; 1F2/3/5[H], Bit 7). The Loss Of Rx Reference (RRCI and/or RRFI/RRFI) is reported as LORR (SR4; 1F2/3/5[H], Bit 6).

The combination of RRCI and RRFI, where RRCI is 51.84 Mbit/s, must be used when serial outputs are desired at the Rx Terminal Port and may optionally be used for 6.48 Mbyte/s parallel outputs. RRCI at 6.48 Mbit/s and RRFI may optionally be used when the Rx Terminal Port is operating in parallel mode at 6.48 Mbyte/s. The combination of RRCI and RRFI, where RRCI is 19.44 Mbit/s, must be used when the Rx Terminal Port is operating in parallel mode at 19.44 Mbyte/s. In addition to the external signals mentioned above, the TTG may also utilize internal signals generated by the Rx TOH Processor. These internal signals are referred to as RXCK (51.84 Mbit/s clock) and RXFR (frame). This latter combination may only be used for 51.84 Mbit/s serial and 6.48 Mbyte/s parallel output modes. The availability of internal or external inputs to the TTG provides two Receive Timing Modes: Line Timing or External Rx Timing.

Reference Clock selection is controlled by RCLK (CR10; 1FA[H], Bit 5), RETSEL (CR16; 0FF[H], Bit 7) and the Pin MBEI. The settings for these controls are given in Table 2. RCLK determines whether Line Timing or External Rx Timing is employed. When External Receive Timing is selected (RCLK = "1"), RETSEL Selects Parallel or Serial Reference sets for 6.48 Mbit/s. Parallel Reference is selected when RETSEL = "0". MBEI, when Low, selects 19.44 Mbit/s operation. In those configurations where RXCK or RRCI at 51.84 Mbit/s are selected, both serial and 6.48 Mbyte/s parallel outputs are active.

Table 2. Rx Timing Selection

Line Timing Generator

The Line Timing Generator (LTG) creates the signals required for the Tx Re-timing FIFO (when Transmit Retiming is enabled) and the Tx TOH Generator. In addition, it supplies the timing information to the Tx Terminal Port in Datacom Mode. There are two sets of external inputs. The pins TLCI (51.84 Mbit/s clock) and TFRI are used for Tx Line Timing. In Datacom Mode, pins DRCI and DFRI/DFRI) are used for Tx Terminal Port Timing. DFRI/DFRI is active High when DRCI is 6.48 or 19.44 Mbit/s and active Low when DRCI is 51.84 Mbit/s. The use of TFRI and/or DFRI/DFRI is optional. If they are not used the start of the frame output at the Tx Line Port (TFRI) and the Tx Terminal Port, in Datacom Mode, (DFRI/DFRI) will be arbitrary. If TFRI and/or DFRI/DFRI are not used the controls TFRIEN (CR12; 1FC[H], Bit 2) and/or DFRIEN (CR12; 1FC[H], Bit 1) should be set to "0" to prevent alarm generation. Loss Of Tx Reference is reported as LOTR (SR5; 1E8/9/C[H], Bit 1). This alarm is for clock and frame of both reference sets.

In Datacom Mode, the Tx Terminal Port clock and control signals (TTCI/O, TPCI/O, TSYNI/O and TSPEI/O are outputs generated from DRCI and DFRI/DFRI. The Pin MBEI and the controls PARA and DETSEL (CR10; 1FA[H], Bit 2) select 51.84, 6.48, or 19.44 Mbit/s reference sets as shown in Table 3. The Generated Frame will always track the Reference Frame. As long as the clock input is valid, loss of DFRI/DFRI does not impair the output at the Tx Terminal Port. The Frame alignment prior to the framing pulse loss will be maintained. Any DFRI/DFRI pulse that varies from the previous position will be reported as a Datacom Reference Change Of Frame Alignment - DRCOFA (SR5; 1E8/9/C[H], Bit 2). If DFRI/DFRI is not present then the generated frame alignment will be arbitrary.

Table 3. Datacom Mode Timing Selection

The timing source for the Tx Line may be either the external references TLCI and TFRI, DRCI and DFRI in Datacom Mode, or the Tx Terminal Port signals TTCI/O and TSYNI/O. The first option is referred to as External Tx Timing. The latter two options constitute Terminal Timing, which can only be used in the serial, SONET or Datacom Modes. The selection is controlled by TCLK (CR10; 1FA[H], Bit 6), DETSEL, PARA and the Pin MBEI. The settings for these controls are shown in Table 4. If TCLK = "0" and the Tx Terminal Port is in a configuration which does not have a 51.84 Mbit/s clock, TLCI and TFRI must be supplied with the relationship shown in Figure 20. This setting (TCLK = "0") is used in those special applications where the line clock (TLCO) needs to be synchronous with the terminal clock (TPCI) so that either transmit re-timing can be turned off (TXRTM = "0") or some of the Tx terminal TOH bytes (TPDI(7-0)) can be relayed to the Tx line output TLDO. If an external frame signal is not present when External Tx Timing is employed then the generated frame alignment will be arbitrary. When present, TFRI, DFRI, or TSYNI/O is used to synchronize the transmitted frame to the reference frame. The Transmit frame will always track the Reference Frame. As long as the associated clock (TLCI, DRCI, or TTCI/O) input is valid, loss of the framing pulse does not impair the output at the Tx Line. The Frame alignment prior to the framing pulse loss will be maintained. Any frame pulse (TFRI) that varies from the previous position will be reported as a Transmit Reference Change Of Frame Alignment - TRCOFA (SR5; 1E8/9/C[H], Bit 3). In SONET Mode, if C1J1EN = "0", the A1 and A2 Bytes of the Input Signal at the Tx Terminal Port are used for Frame Delineation instead of TSYNI/O. If Terminal Timing is selected, with this option enabled, the start of the generated Tx Line Port Frame will be determined by the A1 and A2 bytes and not by TSYNI/O.

TRANSWITCH'

RE-TIMING

Re-timing can be independently selected in the Transmit and Receive Sides. When not enabled, the Rx Retiming and/or Tx Re-timing FIFOs are bypassed.

Rx Side

Receive re-timing is always performed in SPE-only Mode and all parallel modes operating at 19.44 Mbyte/s. Receive Re-timing is an option for the following modes:

- 1. Serial and 6.48 Mbyte/s Parallel SONET
- 2. Serial and 6.48 Mbyte/s Parallel Datacom

Receive re-timing is controlled by the Pin MBEI, RCLK and RXRTM (CR9; 1F9[H], Bit 1). As shown in Table 5, the interaction of these bits is hierarchical in nature.

Table 5. Rx Re-Timing Control

When Rx Re-timing is performed, the Rx Re-timing FIFO is the elastic store between the Rx POH Processor and the Rx Terminal Generator. The inputs to the FIFO are the SPE Portion of the Rx Line signal. Information is clocked in at the line rate. The Terminal Timing Generator provides the read clock and the signals necessary for Pointer Generation. The new Pointer is calculated and Positive or Negative Justifications are made, as necessary, to prevent FIFO overflow or underflow. The values placed in the "SS" Bit positions of the H1 Byte are determined by the controls S0 and S1 (CR6; 0FE[H], Bits 2 and 3). All justifications are accumulated by the Local PJ Counter (022[H]). Counter overflow is indicated by LPJOF (SR7; 0F6[H], Bit 0). FIFO underflow or overflow is reported as Rx FIFO Error - RFIFOE (SR4; 1F2/3/5[H], Bit 5). Automatic recovery from an underflow or overflow condition can be enabled with RFREN (CR3; 0FB[H], Bit 6). The FIFO may also be re-centered with RRFIFO (CR3; 0FB[H], Bit 5).

Tx Side

Transmit re-timing is always performed in SPE-only Mode, SONET Mode where TSYNI/O is enabled and when TCLK = "1". It is an option for Datacom Mode and SONET Modes having valid A1, A2, H1 and H2 Bytes at the Tx Terminal Port. Transmit re-timing is controlled by the bits C1J1EN, TCLK and TXRTM (CR10; 1FA[H], Bit 3). As shown in Table 6, the interaction of these bits is hierarchical in nature.

The Tx Re-timing FIFO is the elastic store between the Tx Terminal Processor and the Tx OH Generator, when re-timing is performed. The inputs to the FIFO are the SPE Portion of the Tx Terminal Signal. Information is clocked in at the terminal rate. The LTG provides the read clock and the signals necessary for Pointer Generation. The new Pointer is calculated and Positive or Negative Justifications are made, as necessary, to prevent FIFO overflow or underflow. The values used for the H1 Byte "SS" bits are determined by the controls S0 and S1. Pointer Increments and Decrements can be forced with INC and DEC (CR10; 1FA[H], Bits 1 and 0)*. FIFO underflow or overflow is reported as Tx FIFO Error - TFIFOE (SR5; 1E8/9/C[H], Bit 0). Automatic recovery from an underflow or overflow condition can be enabled with TFREN (CR12; 1FC[H], Bit 7). The FIFO may also be re-centered with RTFIFO (CR12; 1FC[H], Bit 6).

Table 6. Tx Re-Timing Control

^{*} These features must be used judiciously. If either is enabled, disabling must occur within two Frames to prevent multiple These features must be used judiciously. If either is enabled, dis
PJs. In addition, consecutive, forced PJs may cause FIFO spills.
.

LINE FORMATS

The Line Formats for the PHAST-1 are designed for use in two applications. The first is for use in a native STS-1 Environment. The second is for use in a situation where the PHAST-1 is preceded, on the Line Side, by additional circuitry such as an STS-1 to STS-N multiplexer. The choice of applications is controlled by STS1 (CR2; 0FA[H], Bit 7). When set to "1", the Line Side signals are treated as an STS-1.

Rx Line Port Format

The inputs at the Rx Line Port are RLDI, RFRI, RLCI and RXLOS. RLDI and RFRI are clocked in on the Rising Edge of RLCI. RXLOS is an optional asynchronous input from an external LOS detector.

If STS1 = "1":

- 1. Full framing is performed using the A1 and A2 Bytes and RFRI is ignored.
- 2. The B1 Errors are calculated using the B1 Byte.
- 3. Unscrambling is performed.

If $STS1 = "0"$

- 1. The input RFRI is enabled and a partial framing algorithm is employed where the A1 and A2 Bytes are used to verify the frame position defined by RFRI.
- 2. The content of the B1 Byte is interpreted as a count of B1 Errors.
- 3. Unscrambling is not performed.

Tx Line Port Format

If STS1 = "1"

- 1. B1 Parity is calculated and placed in the B1 Byte.
- 2. Scrambling is performed.

If $STS1 = "0"$

- 1. The outgoing B1 Byte contains a mask that can be used to create B1 Parity errors.
- 2. Scrambling is not performed.

The Tx Line Port Outputs are TLDO and TLCO, where TLDO is clocked out on the Falling Edge of TLCO. The relationship between TLCO, TLDO and the reference inputs used by the LTG is shown in Figure 53. When External Transmit Timing is employed the MSB of the A1 Byte on TLDO occurs 3½ bit times after TFRI is sampled. If Terminal Timing is employed the MSB of the A1 Byte is as follows:

Serial SONET

2. C1J1EN = "1" - 6½ bit times after the Rising Edge of TSYNI/O and the Falling Edge of TSPEI/O is sampled by TTCI/O

Datacom Mode, PARA = "0"

- 1. TDDLY = "0" $-7\frac{1}{2}$ bit times after DFRI is sampled by DRCI
- 2. TDDLY = "1" $-10\frac{1}{2}$ bit times after \overline{DFRI} is sampled by DRCI

Datacom Mode, PARA = "1"

- 1. TDDLY = "0" 12 bit times after DFRI is sampled by DRCI
- 2. TDDLY = "1" 20 bit times after DFRI is sampled by DRCI

TDDLY is (CR12; 1FC[H], Bit 0).

 Figure 53. Tx Line Format

TERMINAL FORMATS

All of the following descriptions assume that the generated frame is synchronized to a reference frame pulse. If the applicable reference frame signal is not provided then the start of the generated frame at the Rx Terminal Port and/or the Tx Terminal Port, in Datacom Mode, will be arbitrary.

Serial SONET

The Rx Terminal Port Serial SONET Format is shown in Figure 54. The Reference inputs may be either RRCI/RRFI or RXCK/RXFR. The external reference frame pulse (RRFI) may be from one to eight clock periods in duration. RTDO is output on the Falling Edge of RTCO. The order of output is $MSB \rightarrow LSB$. RSPE is Low during the TOH Byte Times. RSYN is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control bit H4INT (CR6; 0FE[H], Bit 5) is set to "1".

 Figure 54. Rx Terminal Port Serial SONET Format

The Tx Terminal Port Serial SONET Format is shown in Figure 55. TTCI/O is the 51.84 Mbit/s input clock. TTDI is the serial data where the order of input is MSB \rightarrow LSB. TTDI, TSPEI/O and TSYNI/O are clocked in on the Rising Edge of TTCI/O. Input Frame Delineation is controlled by C1J1EN. When set to "0", TSYNI/O and TSPEI/O are disregarded and the incoming A1/A2 and H1/H2 Bytes are used to determine Frame and SPE alignment. If C1J1EN = "1" the information content of the A1, A2, H1 and H2 Bytes is disregarded and TSPEI/O and TSYNI/O are enabled. TSPEI/O is Low during the TOH Byte Times. TSYNI/O is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1".

 Figure 55. Tx Terminal Port Serial SONET Format

6.48 Mbyte/s Parallel SONET

Figure 56 depicts the Rx Terminal Port Parallel 6.48 Mbyte/s SONET Format. The Reference inputs may be either RRCI/RRFI, RXCK/RXFR, or RRCI/RRFI. The external reference frame pulses (RRFI or RRFI) may be from one to eight clock periods in duration. TPDO0 through TPDO7 are the byte wide data outputs where the LSB is TPDO0. RSPE is Low during the TOH Byte Times. RSYN is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". The polarity of TPCO can be inverted with the control INVPCK (CR5; 0FD[H], Bit 3). A value of "0" results in TPDO(0-7), RSPE, RSYN and TPARO being output on the Falling Edge. When INVPCK = "1", the information is output on the Rising Edge of TPCO.

 Figure 56. Rx Terminal Port Parallel 6.48 Mbyte/s SONET Format

Figure 57 depicts the Tx Terminal Port Parallel 6.48 Mbyte/s SONET Format. TPCI/O is the 6.48 Mbit/s input clock. TPDI0 through TPDI7 are the byte wide data inputs where the LSB is TPDI0. When INVPCK = "0", TPDI(0-7), TSPEI/O, TSYNI/O and TPARI are clocked in on the Rising Edge of TPCI/O. TPDI(0-7), TSPEI/O, TSYNI/O and TPARI are clocked in on the Falling Edge of TPCI/O if INVPCK = "1". Input Frame Delineation is controlled by C1J1EN. When set to "0", TSYNI/O and TSPEI/O are disregarded and the incoming A1/A2 and H1/H2 Bytes are used to determine Frame and SPE alignment. If C1J1EN = "1" the information content of the A1, A2, H1 and H2 Bytes is disregarded and TSPEI/O and TSYNI/O are enabled. TSPEI/O is Low during the TOH Byte Times. TSYNI/O is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1".

 Figure 57. Tx Terminal Port Parallel 6.48 Mbyte/s SONET Format

19.44 Mbyte/s Parallel SONET

The Rx Terminal Port Parallel 19.44 Mbyte/s SONET Format is shown, generically, in Figure 58. This represents the complete bus structure. It consists of three 6.48 Mbyte/s parallel buses multiplexed together. The TOH Byte positions are aligned. The SPE Portions may not be aligned. The Reference inputs must be RRCI and RRFI. RRFI may be from one to three clock periods in duration. TPCO is the 19.44 Mbit/s output clock. TPDO0 through TPDO7 are the byte wide data outputs, where the LSB is TPDO0. RSPE is Low during the TOH Byte Times. RSYN is High during the C1 (slot #1 only), J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". The polarity of TPCO can be inverted with the control INVPCK. A value of "0" results in TPDO(0-7), RSPE, RSYN and TPARO being output on the Falling Edge. When INVPCK = "1", the information is output on the Rising Edge of TPCO. The outputs TPDO(0-7), RSPE, RSYN and TPARO will only be active for the portion of the bus the PHAST-1 is generating. Any single PHAST-1 will create one third of the composite bus. STS-1 Selection is controlled by MBSEL0 and MBSEL1 (CR5; 0FD[H], Bits 1 and 2). However, if the bus is only partially populated, outputs can be activated for either one or both of the unassigned slots. ENFSTUA and ENLSTUA (1DE[H] bits 1 and 0) will cause the first or last unassigned slots, respectively, to be driven rather than tri-stated.

NOTE: POH BYTES USUALLY NOT ALIGNED IN ADJACENT TIME SLOTS

Figure 58. Rx Terminal Port Parallel 19.44 Mbyte/s SONET Format

Figure 59 shows the outputs of a PHAST-1 configured for the first STS-1 in the 19.44 Mbyte/s Bus.

 Figure 59. Rx Terminal Port Parallel 19.44 Mbyte/s SONET FORMAT Example

Figure 60 depicts the Tx Terminal Port Parallel 19.44 Mbyte/s SONET Format which, again, consists of three 6.48 Mbyte/s parallel buses multiplexed together. The TOH Byte positions are aligned. The SPE Portions may not be aligned. TPCI/O is the 19.44 Mbit/s input clock. TPDI0 through TPDI7 are the byte wide data inputs where the LSB is TPDI0. When INVPCK = "0", TPDI (0-7), TSPEI/O, TSYNI/O and TPARI are clocked in on the Rising Edge of TPCI/O. TPDI(0-7), TSPEI/O, TSYNI/O and TPARI are clocked in on the Falling Edge of TPCI/O if INVPCK = "1". Input Frame Delineation is controlled by C1J1EN. When set to "0", TSYNI/O and TSPEI/O are disregarded and the incoming A1/A2 and H1/H2 Bytes are used to determine Frame and SPE alignment. If C1J1EN = "1" the information content of the A1, A2, H1 and H2 Bytes is disregarded and TSPEI/O and TSYNI/O are enabled. TSPEI/O is Low during the TOH Byte Times. TSYNI/O is High during the C1 (slot #1 only), J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". TMBSEL0 and TMBSEL1 (CR18; 1DC[H], Bits 1 and 2) determine which third of the bus is used.

Serial Datacom

The Rx Terminal Port Serial Datacom Format is shown in Figure 61. The Reference inputs may be either RRCI/RRFI or RXCK/RXFR. The external reference frame pulse (RRFI) may be from one to eight clock periods in duration. RTDO is output on the Falling Edge of RTCO. The order of output is $MSB \rightarrow LSB$. RSPE is Low during the TOH and, optionally, the POH Byte Times. ENDCMPOH (CR5; 0FD[H], Bit 5) controls the state of RSPE during the POH Byte times. ENDCMPOH = "0" results in RSPE transitioning Low during these Byte times. If ENDCMPOH = "1", RSPE remains High during these Byte times. RSYN is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1".

The Tx Terminal Port Serial Datacom Format is shown in Figure 62. DRCI/DFRI are the Reference Inputs. TTCI/O, TSPEI/O and TSYNI/O are outputs. TSPEI/O is used by the sourcing device for clock gapping. TSPEI/O is Low during the TOH Byte Times. ENDCMPOH controls the state of TSPEI/O during the POH Byte times. ENDCMPOH = "0" results in TSPEI/O transitioning Low during these Byte times. If ENDCMPOH = "1", TSPEI/O remains High during these Byte times. TSYNI/O is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". The Falling Edge of TTCI/O is used to output TSPEI/O and TSYNI/O and the Rising Edge is used to input TTDI. The order of input is $MSB \rightarrow LSB$. TDDLY is used to determine the delay time from TSPEI/O transitioning High to sampling of the MSB. The sending device will normally output data on the Rising Edge. A setting of "0" results in a 1½ bit delay. When set to "1" the delay is 4½ bits.

 Figure 62. Tx Terminal Port Serial Datacom Format

6.48 Mbyte/s Parallel Datacom

Figure 63 depicts the Rx Terminal Port Parallel 6.48 Mbyte/s Datacom Format. The Reference inputs may be either RRCI/RRFI, RXCK/RXFR, or RRCI/RRFI. The external reference frame pulses (RRFI or RRFI) may be from one to eight clock periods in duration. TPCO is the 6.48 Mbit/s output clock, which may be continuous or may be gapped. TPDO0 through TPDO7 are the byte wide data outputs where the LSB of the byte is output on TPDO0. RSPE is Low during the TOH and, optionally, POH Byte Times. RSYN is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". Two controls regulate TPCO gapping. They are DISPCKG (CR5; 0FD[H], Bit 4) and ENDCMPOH. DISPCKG is only effective in this mode. When DISPCKG is set to "1" TPCO will be continuous. A setting of "0" will introduce gaps in TPCO during the TOH Byte Times. ENDCMPOH controls the gapping of the POH Bytes when DIS-PCKG = "0". If ENDCMPOH = "0", TPCO is also gapped during the POH Byte times. When ENDCMPOH = "1", there will be no gaps in TPCO during these Byte times if DISPCKG = "0". ENDCMPOH also controls the state of RSPE during these Byte times. This function is independent of the setting of DISPCKG. ENDCMPOH = "0" results in RSPE transitioning Low during the POH Byte times. If ENDCMPOH = "1", RSPE remains High during these Byte times. The polarity of TPCO can be inverted with the control INVPCK. A value of "0" results in TPDO(0-7), RSPE, RSYN and TPARO being output on the Falling Edge. When INVPCK = "1", these signals are instead output on the Rising Edge of TPCO.

 Figure 63. Rx Terminal Port Parallel 6.48 Mbyte/s Datacom Format

Figure 64 shows the Tx Terminal Port Parallel 6.48 Mbyte/s Datacom Format. DRCI/DFRI is shown for both serial and parallel Reference Inputs. The reference frame pulses may be from one to eight clock periods in duration. TPCI/O is the 6.48 Mbit/s output clock, which may be continuous or may be gapped. TPDI0 through TPDI7 are the byte wide data inputs where the LSB is TPDI0. TSPEI/O is Low during the TOH and, optionally, POH Byte Times. TSYNI/O is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". The control DISPCKG regulates TPCI/O gapping. When DIS-PCKG is set to "1", TPCI/O is continuous. A setting of "0" introduces gaps in TPCI/O during the TOH Byte times (when ENDCMPOH = "1"), or during both TOH and POH Byte times (when ENDCMPOH = "0"). ENDC-MPOH also controls the state of TSPEI/O during POH Byte times. This function is independent of the setting of DISPCKG. ENDCMPOH = "0" results in TSPEI/O transitioning Low during the POH Byte times. If ENDCMPOH = "1", TSPEI/O remains High during these Byte times. The polarity of TPCI/O can be inverted with the control INVPCK. INVPCK = "0" results in TSPEI/O and TSYNI/O being output on the Falling Edge and TPDI(0-7) and TPARI being sampled on the Falling Edge. When INVPCK = "1", the Rising Edge is used for both output and input. TDDLY is used to determine the delay time from TSYNI/O transitioning High to sampling of the data on TPDI(0-7) and TPARI. The sending device will normally output data on the same edge it is sampled by the PHAST-1. A setting of "0" results in a two-clock delay. When set to "1" the delay is three clocks.

*TRANSWITCH**

 Figure 64. Tx Terminal Port Parallel 6.48 Mbyte/s Datacom Format

19.44 Mbyte/s Parallel Datacom

The Rx Terminal Port Parallel 19.44 Mbyte/s Datacom Format is shown, generically, in Figure 65, which represents the complete bus structure. In actual operation the PHAST-1 would only supply one third of the output information as was shown in Figure 59. The Reference inputs must be RRCI and RRFI. RRFI may be from one to three clock periods in duration. TPCO is the 19.44 Mbit/s output clock. TPDO0 through TPDO7 are the byte wide data outputs where the LSB is TPDO0. RSPE is Low during the TOH and, optionally, the POH Byte times. The POH Byte option is controlled by ENDCMPOH. When set to "1", RSPE remains High during these Byte times. A value of "0" results in RSPE transitioning Low during these Byte times. RSYN is High during the C1 (all three slots), J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". The polarity of TPCO can be inverted with the control INVPCK. A value of "0" results in TPDO(0- 7), RSPE, RSYN and TPARO being output on the Falling Edge. When INVPCK = "1", the information is output on the Rising Edge of TPCO.

 Figure 65. Rx Terminal Port Parallel 19.44 Mbyte/s Datacom Format

The Tx Terminal Port Parallel 19.44 Mbyte/s Datacom Format is shown in Figure 66. TPCI/O, TSPEI/O and TSYNI/O are all outputs that are active at all times. It is assumed that one PHAST-1 will be used to create the control signals for the entire bus. TPDI(0-7) and TPARI are inputs. TMBSEL0 and TMBSEL1 determine which third of the bus is sampled by a PHAST-1. DRCI and DFRI are the Reference Inputs. DFRI may be from one to three clock periods in duration. TPCI/O is the 19.44 Mbit/s output clock. TPDI0 through TPDI7 are the byte wide data inputs where the LSB is TPDI0. TSPEI/O is Low during the TOH and, optionally, POH Byte Times. ENDCMPOH controls the state of TSPEI/O during the POH Byte times. ENDCMPOH = "0" results in TSPEI/O transitioning Low during these Byte times. If ENDCMPOH = "1", TSPEI/O remains High during these Byte times. TSYNI/O is High during the C1, J1 and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". The polarity of TPCI/O can be inverted with the control INVPCK. A value of "0" results in TSPEI/O and TSYNI/O being output on the Falling Edge and TPDI(0-7) being sampled on the Falling Edge. When INVPCK = "1", the Rising Edge is used for both output and input. TDDLY is used to determine the delay time from TSYNI/O transitioning High to sampling of the data on TPDI(0-7). The sending device will normally output data on the same edge it is sampled by the PHAST-1. A setting of "0" results in a two-clock delay. When set to "1" the delay is three clocks. Note that, in contrast to the Rx side, the Tx C1 is High during all three slots of the C1 byte time.

*TRANSWITCH**

 Figure 66. Tx Terminal Port Parallel 19.44 Mbyte/s Datacom Format

SPE-only

Figure 67 shows the Rx Terminal Port SPE-only Format. This is a serial, 51.84 Mbit/s format in which TOH Bytes are not present in the output. In their place, one bit gaps are inserted, uniformly, in the data stream. The Reference inputs may be either RRCI/RRFI or RXCK/RXFR. The external reference frame pulse (RRFI) may be from one to eight clock periods in duration. RTDO is output on the Falling Edge of RTCO. The order of output is MSB \rightarrow LSB. RSPE is Low during the gaps in RTDO. RSYN is High during the J1 Byte time and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". For gapping purposes, the signal is divided into nine contiguous subframes. The start of the first subframe occurs eight bit times before RRFI or RXFR transitions Low. Each Subframe contains 720 bit times. Normally there will be 696 data bits per subframe. In this situation the resulting 24 gaps will be performed every 30 bits, with the first gap in the subframe occurring at the thirtieth bit time. Subframes containing Pointer Decrements will contain 704 data bits and will require 16 gaps. These will be introduced every 45 bit times with the first gap occurring at the forty-fifth bit position. Subframes containing Pointer Increments will contain 688 data bits and will require 32 gaps. These Subframes will have the gaps occurring in pairs of 22 and 23 bit times i.e., two gaps in 45 bit times. The first gap will occur at the twenty-second bit position.

 Figure 67. Rx Terminal Port SPE-only Format

The Tx Terminal Port SPE-only Format is shown in Figure 68. This is a serial, 51.84 Mbit/s format in which TOH Bytes are not present. In their place, gaps are inserted in the data stream. TTDI is clocked in on the Rising Edge of TTCI/O. The order of input is MSB \rightarrow LSB. TSPEI/O is Low during the gaps in TTDI. TSYNI/O is High during the J1 Byte time and, optionally, V1 Byte times. The V1 Byte time option is enabled when the control H4INT is set to "1". As indicated, the J1 or V1 Byte may have a gap(s) within it. For gapping purposes, the signal is divided into nine contiguous subframes. Each Subframe contains 720 bit times. Normally there will be 696 data bits per subframe. This situation requires 24 gaps. Subframes containing Pointer Decrements will contain 704 data bits and will require 16 gaps. Subframes containing Pointer Increments will contain 688 data bits and will require 32 gaps. In all subframes the required gaps may occur at any time. Figure 68 depicts spacing identical to the Rx Terminal Port output.

Figure 68. Tx Terminal Port SPE-only Format

E_X-K_x / TOH PORTS

The PHAST-1 has two ports for external access to the TOH Bytes. These are the Rx and Tx E_X-K_X / TOH Ports. They may be operated in either of two operating modes. The first is OW/APS, which affords access to the E1, E2, K1 and K2 Bytes. The second operating mode is All TOH. In this mode of operation all TOH bytes are accessible. The operating mode is controlled by OA (CR6; 0FE[H], Bit 0). When set to "1" the OW/APS Mode is selected. A Logic level of "0" selects All TOH Mode. The pins for these ports are shown below.

OW/APS Mode

The Rx E_X -K_X / TOH Port operation is shown in Figure 69. All outputs occur on the Rising Edge of ORCO. The output data (ORDO) consists of the E1 Byte, four Null Bytes, the K1 Byte, the K2 Byte, one Null Byte and the E2 Byte. The order of output is MSB \rightarrow LSB. SRFR and LRFR are used to identify the E1 and E2 Bytes, respectively. The position of these two signals is determined by ALTOW (CR2; 0FA[H], Bit 3). When set to a "0" value, SRFR occurs one clock period before the MSB of E1 and LRFR occurs one clock period before the MSB of E2. A Setting of "1" results in SRFR and LRFR occurring coincident with the MSB of the E1 and E2 Bytes, respectively. The signal RAP is an active Low pulse that occurs one clock time after the LSB of the K2 Byte.

Figure 69. Rx OW/APS Port

Figure 70 depicts the operation of the Tx E_X-K_X / TOH Port. STFR and LTFR are output on the Rising Edge of OTCO. The input data (OTDI) is clocked in and TAP is clocked out on the Falling Edge. OTDI consists of the E1 Byte, one Null Byte, the K1 and K2 Bytes, three Null Bytes, the E2 Byte and a Null Byte. The order of input is MSB \rightarrow LSB. STFR and LTFR are used to identify the E1 and E2 Bytes, respectively. The position of these two signals is determined by ALTOW. When ALTOW is "0", STFR occurs 1½ clock periods before the MSB of E1 is sampled and LTFR occurs 1½ clock periods before the MSB of E2 is sampled. A Setting of "1" for ALTOW results in STFR and LTFR occurring one half clock cycle before the MSB of the E1 and E2 Bytes, respectively, is sampled. The signal TAP is an active Low pulse that occurs one clock time before the MSB of the K1 Byte is sampled.

WITCH

All TOH Mode

The operation of the Rx E_X -K_X / TOH Port in All TOH Mode is shown in Figure 71. All outputs occur on Rising Edge of ORCO. The output data (ORDO) consists of all 27 TOH Bytes. They are output in the order in which they are received from the line, with the MSB occurring first. The signal RTS is an active Low pulse that occurs one clock time before the MSB of the A1 Byte. SRFR and LRFR are used to identify the E1 and E2 Bytes, respectively. The position of these two signals is determined by ALTOW. The operation is as explained above.

 Figure 71. Rx All TOH Port

The operation of the Tx E_X -K_X / TOH Port in All TOH Mode is shown in Figure 72. STFR and LTFR are output on the Rising Edge of OTCO. The input data (OTDI) is clocked in and TTS is clocked out on the Falling Edge. OTDI consists of all 27 TOH Bytes. They are input in the order in which they are sent to the line with the MSB of each Byte occurring first. Although byte times are afforded for the B1, B2, H1, H2 and H3 Bytes, they are discarded inside the PHAST-1. STFR and LTFR are used to identify the E1 and E2 Bytes, respectively. The position of these two signals is determined by ALTOW, as was explained earlier. The signal TTS is an active Low pulse that occurs one clock time before the MSB of the A1 Byte is sampled.

 Figure 72. Tx All TOH Port

DCC PORTS

The PHAST-1 has four ports that provide external access to the Datacom Channels. Two are used for the Section DCC Bytes. These are the Rx Section DCC Port and Tx Section DCC Port. The other two ports are the Rx and Tx Line DCC Ports which afford access to the Line DCC Bytes. The pins are listed below.

SRDO and LRDO are clocked out on the Falling Edges of SRCO and LRCO, respectively. STDI and LTDI are clocked in on the Rising Edges of STCO and LTCO, respectively. The Data is input or output in the order it is sent to or received from the line, with the MSB of a byte occurring first.

POH PORTS

The Rx POH and Tx POH Ports provide hardware access to the POH Bytes. The pin definitions are shown below.

The operation of the Rx POH Port is shown in Figure 73. All outputs occur on the Rising Edge of PRCO which is gapped during the TOH Byte Times. The output data (PRDO) consists of all nine POH Bytes. They are output in the order in which they are received from the line with the MSB of each byte appearing first. The signal RPS is an active Low pulse that occurs one clock time before the MSB of the J1 Byte.

The Tx POH Port operation is depicted in Figure 74. Serial data (PTDI) is sampled on the Rising Edge and TPS is output on the Falling Edge, of PTCO. TPS occurs one and a half bit times before the MSB of the J1 Byte is sampled. PTDI consists of all nine POH Bytes. They are input in the order in which they are sent to the line with the first bit of each byte being the MSB. Although B3 and H4 byte times are provided, both bytes are discarded.

 Figure 73. Rx POH Port

 Figure 74. Tx POH Port

RING PORTS

WITCH

The Rx and Tx Ring Ports are used to communicate RDI and FEBE information between matched PHAST-1s in PPS Ring Applications. The Pins are listed below.

RGDO and RGFR are clocked out on the Rising Edge of RGCO. RGCO and RGFR are provided to allow hardware access to the Ring Port Information. The Tx Terminal Ring Port data input (RGDI) is self clocking. The operation of both ports is depicted in Figure 75.

The Rx Ring Port information is divided into nine Segments, where each Segment corresponds to a Row of the SONET Format. The first Segment is a synchronization segment. The remaining eight segments are used for information transfer. RGCO is derived from the Rx Line Clock unless there is a Rx Line failure, in which case the Tx Line clock is used. Each Segment is nine RGCO clock periods in length (13.89 µs). In the First Segment (Row 0) RGCO is gapped and RGDO is output as a "1". In each of the remaining eight Segments (Rows 1 - 8), RGCO is gapped for the first bit period and RGDO is always "0" for this bit period. Thus there are eight usable information bit times per Segment. RGFR is output coincident with the first information bit time in the Second Segment. The information output in the Second Segment consists of one undefined bit, followed by two RDI-P bits (PRDIH and PRDIL), an 1RDI-L bit (LRDI) and four bits of B3 Error information encoded in Path FEBE Format. The information in the Third Segment consists of four bits of B2 Error information and four bits of B3 Error information, both encoded in FEBE format. The two B3 Error information times are for use in those Frames where there may be two B3 bytes. In those cases where there is only one B3 Byte, one of the B3 Error opportunity sequences will be output as all "0"s. The information content of the remaining six Segments (Rows 3 - 8) is undefined at this time.

The Tx Ring Port information format is as described above. The first 10 bits ("1111111110") constitute a framing pattern. The frame pattern must be present for the succeeding information to be accepted. Ring port failure is reported as LORG (SR4; 1F2/3/5[H], Bit 2). The receipt of RDI-L (PRDIL = "1") or RDI-P (PRDIL and/or PRDIH = "1") indications at the Ring Port is reported as RGRDI-L and RGRDI-P (SR4; 1F2/3/5[H], Bits 0 and 1), respectively.

ISC PORT

The Internal Systems Communications (ISC) Port provides access to selected TOH Bytes moving to and from the Terminal Interfaces. The bytes handled at the ISC Port are: C1, B1, E1, F1, D1, D2, D3, B2, K1, K2, D4, D5, D6, D7, D8, D9, D10, D11, D12, Z1, Z2 and E2. Externally generated bytes that are input at the ISC Port will, if enabled, appear in the outgoing signal at the Rx Terminal Port. Bytes entering the Tx Terminal Port will always be output by the ISC Port. The pins of the ISC Port are given below. Clocks ISCICO and ISCOCO are gapped during what would be the A1, A2 (which follows E2), H1, H2, and H3 (which follows D3) times.

The input operations are shown in Figure 76. Serial data (ISCIDI) is sampled on the Rising Edge and ISCIFO is output on the Falling Edge, of ISCICO. ISCIFO occurs one and a half bit times before the MSB of the C1 Byte is sampled. ISCIDI consists of the 22 Bytes listed above. They are input in the order in which they are output at the Rx Terminal Port.

The output operations are shown in Figure 77. All outputs occur on the Rising Edge of ISCOCO. ISCODO consists of the 22 Bytes listed above. They are output in the order in which they are received at the Tx Terminal Port. ISCOFO occurs one bit time before the MSB of the C1 Byte is output.

RX TOH PROCESSING

The Rx TOH Processing Block is responsible for Framing, De-scrambling (if STS1 = "1"), Overhead Distribution, Overhead Processing and Pointer Tracking. As discussed in the section "Rx Line Port Format," the external inputs are RLDI (data), RLCI (clock), RFRI (frame) and RXLOS (LOS Input). When used, RFRI consists of an active Low Pulse during the MSB Time of the C1 Byte. RLCI, RLDI and RFRI are monitored for presence. An absence of transitions is reported as RLOC (SR0; 0F0/1/4[H], Bit 7), RLOS (SR0; 0F0/1/4[H], Bit 0) and RLFRI (SR3; 0E8/9/C[H], Bit 7), respectively. As previously discussed, external access to the Rx TOH Bytes is available at the Rx E_X-K_X / All TOH Port, the Rx Section DCC Port and the Rx Line DCC Port.

Framing

The Framing portion detects Framing Errors - RFE (SR3; 0E8/9/C[H], Bit 6), Severely Errored Frame - RSEF (SR0; 0F0/1/4[H], Bit 1) and Loss of Frame - RLOF (SR0; 0F0/1/4[H], Bit 2). The Framer is a full off Line synchronizer, i.e., upon declaration of RSEF the previous frame alignment will be maintained until frame acquisition is completed and RSEF cleared. The framing algorithm used, when STS1 = "1", meets the Bellcore requirement that a BER of 10^{-3} , assuming a Poisson distribution of bit errors, will not cause an RSEF more than once in six minutes. If STS1 = "0" it is assumed that there is a framing device (such as an STS-N Multiplexer) between the PHAST-1 and the Line. The upstream device may provide the signal RFRI, which is used to set the Frame Delineation Counters to the appropriate value such that the subsequent A1 and A2 Bytes may be detected at the expected positions in the required time.

When control bit B2FREN is set to 1 (CR6; 0FE[H], Bit 7) a B2 check is made before declaring in frame. This can be used when handling payloads that may contain a framing pattern after scrambling that could mimic the true framing pattern. The accumulated B2 byte must match the received B2 byte following the second valid A1/A2 pattern received. A mismatch causes the framer to go out of frame and begin searching for a new framing pattern at the bit just after the subsequent A1/A2 position.

Rx TOH Byte Storage

On a per frame basis, all Received TOH Bytes are written into RAM Segment 005[H] - 01F[H] for µPro access. The Memory Locations are given in Table 7.

Table 7. Received TOH Locations

The C1, F1, K1, K2, Z1 and Z2 bytes are also debounced. This function provides the means for detecting and reporting persistent changes that occur. Debouncing is performed on a per byte basis and occurs over a three frame period. The values for each individual byte in frames n, n-1 and n-2 are stored and compared. Any byte received with a new value that is the same for three consecutive frames is stored as the debounced value and will cause the indicator RTNEW (SR1; 0F2/3/5[H], Bit 6) to be set to "1". The intermediate and debounced values are stored in RAM and are accessible by the µPro. The Locations are given in Table 8.

Table 8. Debounced TOH Locations

Rx TOH Alarms

Two Transport Alarms are extracted from Bits 6-8 of the K2 Byte. Line AIS is reported as RAIS-L (SR0; 0F0/1/4[H], Bit 4) and is detected as a "111" condition. Line RDI is reported as RRDI-L (SR1; 0F2/3/5[H], Bit 3) and is detected as "110". A Received APS Alarm - RAPS (SR1; 0F2/3/5[H], Bit 2) is derived from a consistency check of the K1 and K2 Bytes. Additionally, a Received Line E1 Alarm - RLE1 (SR4; 1F2/3/5[H], Bit 4) is extracted from the E1 Byte, when so optioned. RLE1 detection assumes that some upstream entity has detected an AIS condition and uses the E1 Byte for in-band communication of the condition. Use of the Rx Line E1 Byte in this manner is enabled when RE2A (CR11; 1FB[H], Bit 3) is set to "1".

Rx C1/J0 Processing

In addition to the debouncing described earlier, optional processing of the C1 Byte can be performed to support J0 Functionality (Section Trace). Four forms of J0 Processing are supported. They consist of:

- 1. One Byte J0 Hardware Compare
- 2. Reception and Storage of a 16-Byte message
- 3. Reception and Storage of a 64-Byte message with ASCII CR/LF alignment
- 4. Reception and Storage of a 64-Byte message without ASCII CR/LF alignment

J0 Processing is controlled by bits J0EN0 and J0EN1 (CR18; 1DC[H], Bits 3 and 4)

One Byte Processing consists of comparing the content of the received C1 Byte to the value in the J0 EXPECT RAM Location (067[H]). Mismatch results in an alarm which is reported to the µPro as J0MIS (SR6; 0EA/B/D[H], Bit 3).

When multiple byte J0 options are selected no mismatch detection is performed by hardware. It is assumed that this will be performed by software. Received, multiple byte J0 messages are stored in a 64-byte RAM segment. This means that there will be four copies of a 16-byte message or one copy of a 64-byte message. The RAM Segment is accessible by the µPro through addresses 080[H] - 0BF[H]. This address space is shared by the 64-byte memory segment used to store the received J1 Bytes. The control J0RWEN (CR18; 1DC[H], Bit 7) is used to control the address space. When set to "1", the J0 Bytes are available.

Rx B1 Processing

B1 Errors are accumulated in an eight or sixteen-bit saturating counter designated Rx B1 Error Count (046[H]), which is readable by the µPro. The selection of Eight-Bit Mode or Sixteen-Bit Mode is controlled by CNT16EN (CR3; 0FB[H], Bit 2). CNT16EN = "0" defines Eight-Bit Mode. Counter overflow is indicated by RB1COF (SR7; 0F6[H], Bit 5). The manner in which B1 Byte errors are determined is dependent on the setting of STS1. When set to "0" the incoming B1 Byte may contain from zero to eight ones. Each "1" represents an error detected by an upstream device. The number of bits at the "1" Level is accumulated. If STS1 = "1" the B1 Byte, extracted after unscrambling, is compared to a B1 value calculated before unscrambling. The calculation is Even Parity, independently performed, in parallel, over the eight bit positions. The errors (up to eight per frame) are accumulated.

Rx B2 Processing

B2 Errors are readable by the µPro at the location Rx B2 Error Count (047[H]) and counter overflow is indicated by RB2COF (SR7; 0F6[H], Bit 6). They are accumulated in the same manner as with the B1 Byte, with STS1 = "1", except that the B2 calculation is performed after unscrambling and excludes the nine Section Bytes. The number of received errors (including zero) is made available to the Transmit Side and to the Ring Port for use as a Line FEBE.

<u>TRAI</u> **ISWITCH**

Additional processing is performed to develop an Excess B2 BER Alarm. The threshold is determined by the following parameters:

The parameter values to be used are given in Table 9. Exceeding the programmed threshold is reported as B2EBER (SR3; 0E8/9/C[H], Bit 5).

Table 9. B2EBER Parameters For Signal Degradation or Failure

The PHAST-1 implements a reset window algorithm to detect and clear 1 x 10^{-3} line error rates. The recommended values provide the threshold performance shown in Table 10 under random error conditions and will resist burst errors of up to 37 STS-1 frames. 37 or more single frame blocks with 3 or more errors out of a window of 67 frames will set B2EBER. It will clear if 23 or more single frame blocks with 1 or less errors out of 67 frames are detected.

Table 10. B2 Error Alarm Performance For BER Threshold of 10-3

Table 11 gives the value performance under conditions of a 10⁻⁴ BER threshold. Note that at an error rate of 10^{-3} the EBER alarm is declared in under 8.0 msec, but that it takes approximately 40 msec. to declare EBER.

The verification of the EBER threshold detection requires the test equipment to generate truly random errors at the desired rate. Some test equipment injects error on the B2 byte itself. Such error injection is not random and does not allow for the effect of error cancellation due to double error on the same bit position of the bytes in the same frame or errors that are not counted because they happen in the section overhead bytes. Therefore, if tests are conducted by injecting error to the B2 byte, the effective random error rate is expected to be higher than the injected error rate.

Rx Line FEBE Processing

Processing of FEBE-L consists of recording the number of errors received in Z2 Byte Bits 5 - 8. Line FEBE Errors are accumulated in an eight or sixteen-bit saturating counter designated FEBE-L Count (040[H]). Counter overflow is indicated by RLFEBEOF (SR7; 0F6[H], Bit 3).

Rx Pointer Tracking

The H1 and H2 Bytes are used to determine the Received J1 Position and are interpreted for:

RCPTR is not an alarm per se. Reception of a Concatenation Indication will always result in the declaration of RLOP. RCPTR serves as an indication of an illegal condition that has caused the RLOP Alarm. Pointer Increments and Decrements are accumulated in four-bit Counters which are accessed at the RAM Location designated Rx Inc Count/Dec Count (045[H]). Bits 0 through 3 indicate the Decrement Count. Bits 4 through 7 are for Increments. In addition, both Pointer Increments and Decrements are accumulated in an eight-bit counter which can be read by the µPro in the RXPJCNT Location (044[H]). RPMOVOF (SR7; 0F6[H], Bit 2) is the overflow indication for the Inc and Dec counters and RPJOF (SR7; 0F6[H], Bit 1) indicates overflow of RXPJCNT.

RX POH PROCESSING

All received POH processing is performed by the Rx POH Processor Block. All Received POH Bytes are written into RAM for access by the µPro. They are also externally available at the Rx POH Port. Selected bytes are debounced. Further processing is executed for alarm extraction and for performance monitoring.

Received POH Byte Locations

The Memory Locations for the Received POH Bytes are given in Table 12. The locations 080[H] - 0BF[H] are shared with the J0 bytes and access is controlled by J0RWEN. J1 Byte storage is controlled by J1SYNCEN (CR6; 0FE[H], Bit 4). When set to "0" the J1 Bytes are stored in the 64-Byte Segment, in rotating fashion, with no specific starting point. If J1SYNCEN = "1" reception of ASCII characters CR and LF, in sequence, will cause the next J1 Byte to be written at address 080[H], with subsequent bytes being stored in succeeding locations.

The C2, F2, Z3, Z4 and Z5 bytes are debounced. This function provides the means for detecting and reporting persistent changes that occur. The debouncing operation is identical to the TOH Debouncing Mechanism. The interstitial and debounced value locations are given in Table 13. Any byte that is received with a new value and that new value is constant for three consecutive frames, will cause the indicator RPNEW (SR1; 0F2/3/5[H], Bit 5) to be set to "1".

Rx POH Alarm Processing

At present, the only Path level alarm that is defined is Path RDI. The mechanism that is implemented is the new Three Bit RDI-P format. This format is compatible with previous equipment (One Bit RDI-P - old Path Yellow) and the new Four State RDI-P. The Three Bit PRDI FORMAT uses bits 5, 6 and 7 of the G1 Byte. The coding is shown in Table 14. Four Status Bits are used to report Path RDI. These are RRDI-P (SR1; 0F2/3/5[H], Bit 4), RRDI-PSD (SR6; 0EA/B/D[H], Bit 7), RRDI-PCD (SR6; 0EA/B/D[H], Bit 6) and RRDI-PPD (SR6; 0EA/B/D[H], Bit 5). The first represents codes that are received only from old equipment. The latter three are used to identify new equipment. PRDISEL (CR16; 0FF[H], Bit 6) is used to select either a five or ten frame filter for Path RDI detection.

Notes:

1. This code is only transmitted by Old Equipment. New Equipment can therefore identify that it is interworking with old Equipment.

2. This code is only generated by New Equipment.

Table 14. RDI-P Format

Rx B3 Processing

B3 Errors are readable by the µPro at the location Rx B3 Error Count (0D4[H]). Counter overflow is indicated by RB3COF (SR7; 0F6[H], Bit 7). Their accumulation is identical to B2 accumulation, except that only the SPE bytes are included in the calculation. The number of received errors (including zero) is made available to the Transmit Side and to the Ring Port for use as a Path FEBE.

Additional processing is performed to develop an Excess B3 BER Alarm. The threshold is determined by the following parameters:

The parameter values to be used are given in Table 15. Exceeding the programmed threshold is reported as B3EBER (SR3; 0E8/9/C[H], Bit 4).

Table 15. B3EBER Parameters For Signal Degradation or Failure

This is the same algorithm that is used for B2 EBER. The values in Tables 10 and 11 can be used for signal Failure performance based on the signal failure parameter settings. The values given in Table 16 give the results of using B3EBER to indicate signal degradation.

Table 16. B3 ERROR Alarm Performance For BER Threshold of 10-5

Rx C2 Processing

All C2 processing is based on the receipt of five consecutive C2 Bytes with the specified value. The Received C2 Byte is compared to the value written by the μ Pro in EXPECTC2 (0E4[H]). Mismatch results in the alarm C2MIS (SR3; 0E8/9/C[H], Bit 2). The Received C2 Byte is also checked for the Unequipped Value - C2UNEQ (SR3; 0E8/9/C[H], Bit 1) and Payload Defect Indication - RPDI-P (SR6; 0EA/B/D[H], Bit 4).

Rx H4 Processing

The H4 Byte sent to the Terminal Bus Interface may be either the received, unaltered H4 Byte received from the Rx Line or it may be the output of a two-bit, H4 Counter. Selection is made by the control H4INT. When optioned for local generation (H4INT = 11), Bits 7 and 8 of the received H4 Byte are used to synchronize a two-bit, modulo four counter. If the H4 Pattern incoming to the PHAST-1 from the Rx Line does not match the pattern generated by the counter, a Loss of Multiframe Alarm - RLOM (SR3; 0E8/9/C[H], Bit 0) is generated. When in the RLOM State, the phase of the previous Multiframe will be maintained until the new Multiframe phase is determined. The output of the counter is used to create the V1 Portion of C1J1V1. When optioned for H4 pass through (H4INT = "0"): the V1 portion of C1J1V1 will be suppressed, i.e., the Signal will be C1J1, the Modulo Four Counter will not be activated and declaration of RLOM will be inhibited.

Rx Path FEBE Processing

Rx Path FEBE Processing consists of recording the number of errors received in G1 Byte Bits 1 - 4. Path FEBE Errors are accumulated in an eight or sixteen-bit saturating counter designated FEBE-P Count (0D2[H]). Counter overflow is indicated by RPFEBEOF (SR7; 0F6[H], Bit 4).

TRANSWITCH'

Equation 1. Reporting Hierarchy for Received Alarms

RX SIDE ALARM HIERARCHY

A compilation of the hierarchical scheme used for Rx Side Alarm reporting is given in Equation 1 where: + represents the "OR" function, & represents the "AND" function, and / denotes the "NOT" function. It does not include the complete definitions for declaring or clearing each individual alarm. It is a reference that portrays the suppression effect of higher order alarms. The order of precedence is top to bottom. Also included are the conditions that inhibit the various performance counters.

RX TERMINAL OUTPUT GENERATION

The Rx Terminal Generator and the Rx Terminal Port are responsible for assembling the information that appears at the Rx Side Terminal Output. The input to the Rx Terminal Generator is either the output from the Rx Re-timing FIFO, if Rx Re-timing is enabled, or the Rx POH Processor, if Rx Re-timing is disabled. Terminal Line AIS, Path AIS and the E1 alarm are also generated at this point.

Rx Terminal TOH Creation

The format is determined by the P.O.M. of the PHAST-1. The TOH Bytes output at the Rx Terminal Port are dependent on the reference source being used by the Terminal Timing Generator (Line Timing or External Receive Timing) and by the enabling or disabling of Received Re-timing. When SPE-only mode is active no TOH bytes are output at the Rx Terminal Port.

In general, the TOH bytes output at the Rx Terminal Port may be either those received from the line or may be selected from the Terminal Insert Locations shown in Table 17. The Insert Locations may be either Written by the µPro or may be filled by the ISC Port. The µPro can write all bytes except A1, A2, B1 and B2. The ISC Port can access all Insert Locations except A1, A2, H1, H2 and H3. ISC Port Access is controlled by TTOHEN (CR3; 0FB[H], Bit 0). When set to "1" the ISC Port has access. A value of "0" provides µPro access to the Insert Locations. Table 18 shows the Terminal TOH Byte options. TOH Byte selection is controlled by the 13 listed Control Bits, RCLK and TTOHEN.

Note: Parentheses indicate addresses not written by uPro.

Table 17. Terminal Insert TOH Locations

Notes:

1. Control Bit Disabled - insert values used if RCLK = "1"

- 2. H1 and H2 = value calculated by Rx Re-timing if Re-timing enabled.
- 3. This is for test purposes only payload does not track pointer value.
- 4. Calculated B1 and B2 written to Insert Locations.
- 5. Generated A1 and A2 written to Insert Locations.
- 6. ISC Port Input written to Insert Location. If TTOHEN = "0", Control Bit is disabled and Insert Value is used.
- 7. Insert Value used for H3 Byte if Control Bit is disabled and re-timing is enabled.
- 8. Control Bit Disabled Insert Value Used if Re-timing enabled or for B1 if STS1 = "1".

Table 18. Terminal TOH Options

When generated internally, A1 and A2 Bytes contain the values F6[H] and 28[H], respectively. Internally generated B1 and B2 Bytes contain calculated Section and Line BIP-8 values. The Calculation is Even Parity, independently performed, in parallel, over the eight bit positions of the outgoing bytes. The B1 calculation will be performed over all bytes. The B2 calculation excludes the nine Section Bytes. The value calculated for Frame n is placed in the B1 or B2 Byte of Frame n+1. Prior to output, the B1 and B2 Bytes are Exclusive-OR gated, respectively, with the B1 and B2 Error Masks. These are Locations 049[H] and 051[H].

Rx Terminal POH Creation

The Received J1 Bytes are always passed through to the Rx Terminal Port. The H4 Byte may be either the unaltered H4 Byte from the Rx Line or the internally generated output of the two-bit, H4 Counter. H4INT (CR6; 0FE[H], Bit 5) controls the selection. When set to "0" the Received H4 Byte is selected. A value of "1" selects the counter output.

The remaining POH Bytes may be selected from the Rx Line or the Insert Locations given in Table 19. All locations except 0C8[H] are written by the µPro. The B3 Location is the calculated BIP-8. The Calculation is Even Parity, independently performed, in parallel, over the eight bit positions of the outgoing SPE Bytes. The value calculated for Frame n is placed in the B3 Byte of Frame n+1. Prior to output, the B3 value is Exclusive-OR gated with the B3 Error Mask. This is Location 0D0 [H].

Table 19. Terminal Insert POH Locations

Selection is controlled by RPATH (CR0; 0F8[H], Bit 3). A Setting of "0" selects the Bytes from the Rx Line. When set to "1" the Insert POH Bytes will appear at the Rx Terminal Port.

Rx Terminal Alarm Generation

Line AIS insertion consists of forcing all Line Overhead Bytes (H1, H2, ..., Z2, E2) and all SPE Bytes to "1". AIS-L insertion is directly controlled by the µPro via the command SRLAIS (CR4; 0FC[H], Bit 7). In addition AIS-L may, as an option, be automatically inserted upon certain Receive Side anomalies. Enabling of automatic insertion is controlled by RRAIS (CR1; 0F9[H], Bit 3) and LTE (CR1; 0F9[H], Bit 2). The Inclusion of B2EBER is enabled by B2XAIS (CR4; 0FC[H], Bit 6) and the Inclusion of J0MIS is enabled by J0MLAIS (CR18; 1DC[H], Bit 5). When re-timing is employed, the insertion of AIS-L will terminate with the sending of a valid pointer with the NDF Bits active ("1001") for one frame. Subsequent pointer values are transmitted with an inactive NDF ("0110") indication. If re-timing is disabled, termination will consist of removing the "1" forcing function. If the conditions are such that a Line AIS will be inserted (if enabled by RRAIS) it will be indicated by RLAISC (SR8; 1F6[H], Bit 2).

Path AIS insertion consists of setting the H1, H2 and H3 Bytes and all SPE Bytes to "1". AIS-P insertion is directly controlled by the µPro via the command SRPAIS (CR4; 0FC[H], Bit 5). PAIS insertion will also occur on Receive FIFO underflow or overflow, if the automatic FIFO recovery option is set. In addition, AIS-P may, as an option, be automatically inserted upon certain received alarms. Five of the conditions for autonomous insertion are options. They are B3EBER, RLOM, C2MIS, C2UNEQ and RLE1. They are enabled, respectively, by the controls: B3XPAIS, RLOMPAIS, C2MPAIS, C2UPAIS and RLEAIS (CR4; 0FC[H], Bits 4, 3, 2, 1, and 0). Enabling of automatic insertion is controlled by RRAIS, LTE and PTE (CR9; 1F9[H], Bit 2). If re-timing is enabled the insertion of AIS-P will terminate with the sending of a valid pointer with the NDF Bits active ("1001") for one frame. Subsequent pointer values are transmitted with an inactive NDF ("0110") indication. When re-timing is disabled, termination of AIS-P will consist of removing the "1" forcing function. When the conditions are such that a Path AIS will be inserted (if enabled by RRAIS) it will be indicated by RPAISC (SR8; 1F6[H], Bit 3).

The E1 Byte sent to the Rx Terminal Port may optionally be used to communicate an in-band AIS Indication. This is controlled by command RA2E (CR11; 1FB[H], Bit 2). When Enabled:

- 1. The Setting of RRE1 (in Line Timing Mode) will be disregarded.
- 2. The normal state of the E1 Byte will be all "0".
- 3. The occurrence of certain anomalies will result in the E1 Byte being set to all "1".

If the conditions are such that the E1 Alarm will be inserted (if enabled by RA2E) it will be indicated by the setting of RPAISC or RLAISC.

RX TERMINAL OUTPUTS

The Receive Side Signal Outputs from the Rx Terminal Port are RTDO (Serial Data), RTCO (serial Clock), TPCO (Parallel Clock), TPDO0-TPDO7 (Parallel Data), RSPE (Payload Indication), RSYN (Sync Pulse) and TPARO (Parity). Parity errors can be created with SBPE (CR3; 0FB[H], Bit 4). One additional output TPDVO and two additional inputs TPDVI0 and TPDVI1 are optionally used in 19.44 Mbyte/s Multiplexed Bus configurations to prevent bus collisions. When employed, bus collisions are reported as RBUSCOL (SR1; 0F2/3/5[H], Bit 1).

Two Alarm Port pins RSF (Rx Signal Fail) and RAIS (Rx AIS) are used to provide an external indication of Receive Side anomalies.

TX TERMINAL INPUTS

The Inputs to the Tx Terminal Port are TTDI (Serial Data), TPDI0-TPDI7 (Parallel Data) and TPARI (Parity). Four other pins TTCI/O (Serial Clock), TPCI/O (Parallel Clock), TSPEI/O (Payload Indication) and TSYNI/O (Sync Pulse) are bidirectional. In SONET or SPE-only Modes they are inputs. In Datacom mode they are outputs. Failures at the Tx Terminal Port are indicated by TLOC (SR2; 1F0/1/4[H], Bit 7), TLOS (SR2; 1F0/1/4[H], Bit 0) and TBPE (SR5; 1E8/9/C[H], Bit 7). Parity checking can be disabled with DISTBPE (CR10; 1FA[H], Bit 4).

The Alarm Port input pin TAIS can be used to force an AIS condition at the Tx Line output. Pin TAIS at the Low level results in the setting of TAISV (SR4; 1F2/3/5[H], Bit 3).

TX TERMINAL OVERHEAD PROCESSING

The Tx Terminal Port and Tx TOH Processing Blocks are responsible for Signal Failure Detection, Frame Delineation, Overhead Distribution and Overhead Processing. The Tx Terminal Port routes the C1, B1, E1, F1, D1, D2, D3, B2, K1, K2, D4, D5, D6, D7, D8, D9, D10, D11, D12, Z1, Z2 and E2 Bytes to the ISC Port if SPEonly Mode is not enabled.

Input Frame Delineation

In all SONET Modes there are two methodologies for determining the start of the Frame and the SPE: Framing Mode and C1J1 Mode. The selection is determined by C1J1EN. The setting of C1J1EN is disregarded in SPEonly and Datacom Modes.

Framing Mode

In this mode of operation (C1J1EN = "0") TSYNI/O and TSPEI/O are disregarded. The A1/A2 and H1/H2 Bytes incoming to the Tx Terminal Port are used to determine Frame and SPE alignment. In Parallel modes the F6[H], 28[H] Framing Pattern (A1 and A2) must occur on byte boundaries. When the 19.44 Mbyte/s format is employed, Framing is found and checked on the First F6[H] and 28[H] bytes occurring in the same numbered slot. The Framing Circuitry detects Framing Errors - TFE (SR5; 1E8/9/C[H], Bit 6), Severely Errored Frame - TSEF (SR2; 1F0/1/4[H], Bit 1) and Loss of Frame - TLOF (SR2; 1F0/1/4[H], Bit 2).

Line AIS detection is optionally performed using the K2 Byte. This function is enabled by DISTLAIS = "0" (CR12; 1FC[H], Bit 5) and the alarm reported as TAIS-L (SR2; 1F0/1/4[H], Bit 4).

Pointer Processing results in the generation of the following alarms: Loss of Pointer - TLOP (SR2; 1F0/1/4[H], Bit 3), New Pointer - TNPTR (SR2; 1F0/1/4[H], Bit 6), Concatenated Pointer - TCPTR (SR5; 1E8/9/C[H], Bit 5), Path AIS - TAIS-P (SR2; 1F0/1/4[H], Bit 5). TCPTR is not a true alarm. Detection of a Concatenation Indication will always result in the declaration of TLOP. TCPTR serves as an indication of an illegal condition that has caused the TLOP Alarm. Pointer Increments and Decrements are accumulated in four-bit counters which are accessed at the RAM Location designated Tx Inc/Dec Count (145[H]). Bits 0 through 3 indicate the Decrement Count. Bits 4 through 7 are for Increments. Overflow of either counter is indicated by TPMOVOF (SR8; 1F6[H], Bit 4).

C1J1 Mode

Under this condition (C1J1EN = "1") the TSYNI/O and TSPEI/O signals are enabled. The information content of the A1, A2, H1 and H2, Bytes is disregarded. Framing and Pointer Tracking are not performed and the associated alarms are inhibited. If bits 6,7 and 8 of the K2 Byte are indeterminate then DISTLAIS must be set to "1" to inhibit the TAIS-L Alarm.

In SONET modes, TSYNI/O is an input and contains C1, J1 and optional V1 Information. The relationships of TSPEI/O and TSYNI/O to the input data and clock are shown in Figures 55, 57 and 60. The V1 portion of TSYNI/O is enabled when the control H4INT = "1". Under these conditions the V1 pulse is used to synchronize a two-bit, modulo four counter which creates the information for the H4 Byte that is sent to the Tx Line.

In Datacom modes, TSYNI/O is an output which contains C1, J1 and optional V1 Information. The relationships of the TSPEI/O and TSYNI/O outputs to the input data are shown in Figures 62, 64 and 66. The V1 portion of TSYNI/O is enabled when the control H4INT = "1". Under these conditions the external Datacom Reference Signal (DFRI or DFRI) must occur once every 500 µs. When the reference signal is active, the twobit modulo 4 counter is set such that the H4 Byte sent to the Tx Line contains "00" and the V1 Portion of TSYNI/O will be output. If DFRI/DFRI is not supplied when H4INT = "1", the two-bit counter will still count, producing the V1 indicator at TSYNI/O and inserting its value in the two LSB's of H4, although its initial value will be arbitrary. If DFRI/DFRI is lost the operation will not be disturbed and the same V1 alignment will be maintained.

Input TOH Storage

On a per frame basis all Overhead Bytes are written into RAM Segment 105[H] - 11F[H] for µPro access. The Memory Locations for the TOH Bytes are given in Table 20. In SPE-only mode these bytes will be "Don't Care".

Table 20. Terminal TOH Locations

Input B1 Processing

When enabled by INHTB1C (CR15; 1DF[H], Bit 3), the B1 Byte is compared to a calculated B1 value. The calculation is Even Parity, independently performed, in parallel, over the eight bit positions of all incoming bytes. The errors (up to eight per frame) are accumulated in an eight-bit Roll Over counter designated Tx B1 Error Count (146[H]) which is readable by the µPro. There is no Counter overflow indicator.

Input B2 Processing

B2 Errors are accumulated in the same manner as with the B1 Byte, except that the nine SOH Bytes are excluded, the function is enabled by INHTB2C (CR15; 1DF[H], Bit 2) and the Roll Over counter is designated Tx B2 Error Count (147[H]). There is no Counter overflow indicator.

Input E1 Processing

A Transmit Terminal E1 Alarm - TTE1 (SR5; 1E8/9/C[H], Bit 4) is extracted from the E1 Byte, when so optioned by TE2A (CR11; 1FB[H], Bit 1). TTE1 detection assumes that some terminal side entity has detected an AIS condition and uses the E1 Byte for in-band communication of the condition. TTE1 can be used for autonomous generation of AIS at the Tx Line Port.

Input POH Storage

On a per frame basis, the B3 through Z5 bytes incoming at the Tx Terminal Port are stored in the RAM Segment 1CO[H] - 1C7[H]. If the Control TPATH (CR8; 1F8[H], Bit 3) = "0", the J1 Bytes will be stored in memory locations that are accessible at the RAM Segment 180[H] - 1BF[H]. This address space is shared with the Tx J0 Bytes. J1 Access is enabled when J0RWEN = "0". The Memory Locations for the POH Bytes are given in Table 21. When enabled, J1 Byte storage is controlled by J1SYNCEN. J1SYNCEN = "0" results in the J1 Bytes being stored in the 64-Byte Segment, in rotating fashion, with no specific starting point. When J1SYNCEN is set to "1" reception of ASCII characters CR and LF, in sequence, will cause the next J1 Byte to be written at address 180 [H] with subsequent J1 bytes being written in succeeding locations.

Byte	Location
J ₁	180[H] - 1BF[H]
B3	1C0[H]
C ₂	1C1[H]
G1	1C2[H]
F2	1C3[H]
H4	1C4[H]
ZЗ	1C5[H]
Z ₄	1C6[H]
Z5	1C7[H]

Table 21. Terminal POH Locations

Input B3 Processing

Input B3 processing is identical to B2 Processing except that only the SPE bytes are included in the calculation. The errors are accumulated in the Roll Over counter designated Tx B3 Error Count (1D4[H]). There is no overflow indicator.

TX SIDE ALARM HIERARCHY

TCH

A compilation of the hierarchical scheme used for Transmit Side alarm reporting is given in Equation 2 where: + represents the "OR" function, & represents the "AND" function, and / denotes the "NOT" function. It does not include the complete definitions for declaring or clearing each individual alarm. It is a reference that portrays the suppression effect of higher order alarms. The order of precedence is top to bottom. Also included are the conditions that inhibit the various performance counters.

 Equation 2. Reporting Hierarchy for Transmit Alarms

PHAST-1 TXC-06101

TRANSMIT POH ASSEMBLY

i R.

The Tx OH Generator is responsible for assembling the POH that will be output on the Tx Line. The Payload portion of the SPE is input from the Tx Terminal Processor. In general, the POH Bytes have three possible sources:

- 1. The POH Bytes input at the Tx Terminal Port
- 2. Information written by the µPro.
- 3. The POH Bytes input at the Tx POH Port

TPATH = "0" selects Option One. When set to "1", options two or three are enabled. These two options make use of the Tx Insert POH Byte locations shown in Table 22.

Note: Used for Insert if TPATH = "1"

Table 22. Tx Insert POH Locations

The 64-Byte J1 Segment is common to Tx Terminal Input storage and Tx Line Insert storage. When TPATH = "1" the designated Insert J1 Values occupy these locations. When the J1 Locations are being filled from the Tx POH Port, J1SYNCEN controls whether the storage is rotating or synchronized as explained above in the "Input POH Storage" section. The B3 location contains an internally generated value. The calculation is Even Parity, independently performed, in parallel, over the eight bit positions of the SPE Bytes to be transmitted. The value calculated for Frame n is placed in the B3 Byte of Frame n+1. All other locations, when enabled, are available for writing by the µPro. Table 23 presents the available options for Transmit POH.

Notes:

- 1. Selection options are affected by the generation of Path Idle. See "Idle Insertion" below.
- 2. Only if H4INT, TPFEBEEN, TPRDIEN, TPRDIPD, TPRDICD and TPRDISD = "0". If H4INT, TPFEBEEN, TPRDIEN, TPRDIPD, TPRDICD or TPRDISD = "1" then Calculated Value will be used.
- 3. In SPE-only Mode, Datacom Mode, or SONET Mode with C1J1EN = "1" and if H4INT = "1", and RTLOOP = "0" then the two LSBs will be overwritten by the Internal H4 Counter value.

Table 23. Tx Line POH Options

The selected B3 Byte will be Exclusive-OR gated with the Tx B3 Error Mask (1D0[H]). If B3 is not internally calculated, then the number of errors generated will be doubled. TRERR (CR11; 1FB[H], Bit 6) is used to enable an automatic reset to all "0" of the B3 Error Mask. When set to "1" the B3 Error Mask will be reset after one frame. A value of "0" disables the automatic reset feature.

Tx Path FEBE Insertion

The Path FEBE (FEBE-P) function is enabled by TPFEBEEN. When activated, Bits 1 through 4 of the G1 Byte selected above are overwritten with a value of "0000" - "1000". If RING (CR11; 1FB[H], Bit 4) = "0" the number of received B3 Errors is the source for the FEBE-P Value. When RING = "1" the FEBE-P Value is supplied by the Ring Port. Since the received and transmitted SPE Rates may differ, an accumulation mechanism is employed to ensure that the FEBE-P Count returned will equal the B3 Errors received.

Tx Path RDI Insertion

Path RDI (RDI-Pxx where: xx = SD, PD, or CD) transmission is accomplished using the coding described in Table 14. Transmission of RDI-Pxx consists of overwriting bits 5-7 of the G1 Byte selected above with the appropriate code. There are ten controls associated with Path RDI insertion. Automatic RDI-Pxx insertion is enabled by TPRDIEN. B3PRDISD, B3PRDICD and TOHPRDISD (CR19; 1DB[H], Bits 2, 1, and 0) enable the B3 Excessive Bit Error Rate and TOH Faults in the appropriate RDI-Pxx equations. C2MPRDI and C2UPRDI (CR7; 1DE[H], Bits 3 and 2) enable Signal Label Mismatch and Signal Label Unequipped in the appropriate RDI-Pxx equations. The duration for sending RDI-Pxx is controlled by TPRDI20 (CR17; 1DD[H], Bit 0). If at the "0" Logic Level PRDI will be sent for the duration of the causative event. When set to "1", PRDI will be sent for a minimum of 20 Frames. TPRDISD, TPRDICD and TPRDIPD (CR19; 1DB[H], Bits 5, 4, and 3) are used to force the insertion of RDI-Pxx. When the control bit RING is activated the RDI-Pxx information to be inserted will come from the Ring Port. It should be noted that, when RING = "1", only the control TPRIDISD operates on the inserted Path RDI. The controls TPRDICD and TPRDIPD operate on the Ring Port output sent to the companion device. When RING = "0" all three controls operate on the inserted Path RDI.

Tx Idle Insertion

The Insertion of a Path Idle Signal is performed at the command of the µPro via the control TIDL (CR7; 1DE[H], Bit 7). The Path Idle Signal that is inserted may be one of two forms:

- 1. All bytes of the SPE (including the POH Bytes) are set to zero.
- 2. All bytes of the SPE except the POH Bytes are set to zero.

The form of the idle signal is selected by the control IDLSEL (CR7; 1DE[H], Bit 6). The first form is selected when IDLSEL = "0". The second type of Path Idle is selected when IDLSEL = "1". When TIDL = "0", POH byte selection is as described above. When TIDL = $"1"$ and IDLSEL = $"0"$, all POH selection controls are disregarded. When TIDL and IDLSEL both are set to "1", TPATH is disregarded and all POH bytes are taken from the Insert Locations.

TRANSMIT TOH ASSEMBLY

The Tx OH Generator is responsible for creating the signal that will be output on the Tx Line. The Tx Line Outputs consist of serial data - TLDO, and serial clock - TLCO. The functions performed include TOH Selection, Alarm Insertion, BIP-8 Calculations and Scrambling. The assembled SPE is taken from either the Tx Re-timing FIFO or the Tx Terminal Processor (Tx Re-timing disabled). In SONET Mode the TOH Bytes sent to the Tx Line have four possible sources:

- 1. The TOH Bytes input at the Tx Terminal Port
- 2. Information written by the uPro.
- 3. The TOH Bytes input at the Order Wire/APS Port, Section DCC Port, and Line DCC Port
- 4. The TOH Bytes input at the Tx TOH Port in All TOH Mode

Individual controls are used to select, on a per byte (or functional byte group) basis, between the various options. If SPE-only Mode is selected or TCLK = "1", then the settings which would enable option 1 are disregarded and only Options 2 through 4 are available.

Table 24 lists the TOH Insert Byte locations. These locations contain the TOH Bytes that will appear in the signal sent to the Tx Line when Option 1 is not selected. The B1 and B2 locations contain internally generated values. All other locations contain values written by the µPro or external values from the Tx TOH Port. In the OW/APS Mode, only the E1, E2, K1 and K2 Bytes may be externally created. In All TOH Mode, all TOH Bytes except B1, B2, H1, H2 and H3 may be externally generated.

Table 24. Tx Insert TOH Locations

Tx A1 and A2 Selection

The A1 and A2 Bytes sent to the Tx Line are always taken from the Insert A1 and A2 Locations. TRFRM (CR11; 1FB[H], Bit 7) and TFRMEXT (CR14; 1FE[H], Bit 7) determine the Insert Location content. The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

Tx C1/J0 Selection

Controls J0EN0, J0EN1, TXC1EXT (CR14; 1FE[H], Bit 6), TRC1(CR9; 1F9[H], Bit 6),and OA are used to control the C1 Selection. J0ENx selects the Insert Location as shown in Table 25. If J0EN1 = "1" the Insert locations consist of a 64-Byte RAM segment. Microprocessor access to these locations is by means of Locations 180[H] - 1BF[H], and is controlled by J0RWEN. When the Multiple Byte J0 messages are input via the TOH Port, the storage method is controlled by J0ENx. When J0EN(1,0) = "10" the bytes are stored in rotating fashion with no specific starting point. If J0EN(1,0) = "11" the reception of ASCII characters CR and LF, in sequence, will synchronize the J0 Counter so that the next J0 Byte will be written at the location that is accessed at address 180[H].

Table 25. Tx C1/J0 Options

The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

Tx B1 Selection

*ESWITCH**

<u> IRAK</u>

The B1 Byte sent to the Tx Line is dependent on the setting of STS1 and TRERR.

When STS1 = "0" the outgoing B1 Byte will contain the contents of the Tx B1 Error Mask (149[H]). The control TRERR is used to enable an automatic reset to all "0" of the B1 Mask. When set to "1" the B1 Error Mask will be reset after one frame. A value of "0" will disable the automatic reset feature.

In configurations where STS1 = "1", the B1 Byte is calculated and placed in the Insert B1 Location. The calculation is Even Parity, independently performed, in parallel, over the eight bit positions of all bytes to be transmitted, after scrambling is performed. The value calculated for Frame n will be placed in the B1 Byte of Frame n+1 before scrambling is performed. The calculated value in the B1 Insert Location will be Exclusive-OR gated with the Tx B1 Error Mask prior to insertion in the transmit B1 Byte position. TRERR controls the resetting of the mask as explained above.

<u>TRAI</u> *SWITCH®*

Tx E1 Selection

E1 Byte selection is controlled by TRE1 (CR8; 1F8[H], Bit 5) and TXE1EXT (CR14; 1FE[H], Bit 5). The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

These selections are not available if the E1 Byte is used for in-band alarm communication. See the section "Tx E1 Alarm Insertion," below.

Tx F1 Selection

Controls TXF1EXT (CR14; 1FE[H], Bit 4), TRF1(CR9; 1F9[H], Bit 7), and OA are used for F1 Selection. The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

Tx D1-D3 Selection

D1-D3 Byte selection is controlled by TRSD (CR8; 1F8[H], Bit 7) and TXSDEXT (CR14; 1FE[H], Bit 3) The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

In the OW/APS Application, the external source for the Bytes will be the Tx Section DCC Port. In the All TOH Application, the external source will be either the Tx Section DCC Port or the Tx TOH Port, as controlled by OA and SDCCEN (CR17; 1DD[H], Bit 7).

Tx H1-H3 Selection

The sources for the H1 and H2 Bytes may be either the Tx Terminal Port or the calculated values. The H3 Byte Sources are either the Tx Terminal Port or the Insert Location. If transmit re-timing is disabled, the Tx Terminal Locations are used for H1, H2 and H3. When transmit re-timing is enabled, the calculated H1 and H2 values, and the H3 Insert Location value, are used. The H3 value taken from the Insert Location will be overwritten by SPE data when a Pointer Decrement is performed. The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

Tx B2 Selection

The B2 Byte is calculated and placed in the Insert B2 Location when DISTB2R (CR17; 1DD[H], Bit 1) = "0". The calculation is Even Parity, independently performed, in parallel, over the eight bit positions of all bytes except the nine Section Overhead Bytes. The value calculated for Frame n is placed in the B2 Byte of Frame n+1. If DISTB2R = "1" and if TCLK = "0", the B2 Byte Incoming at the Tx Terminal Port will be output at the Tx Line Port.

The B2 value output on the Tx Line will be Exclusive-OR gated with the Tx B2 Error Mask (151[H]) prior to insertion. As has been discussed previously, TRERR controls the resetting of the mask.

Tx K1 and K2 Selection

K1 and K2 Byte Selection is controlled by TRAPS and EXAPS (CR8; 1F8[H], Bits 2 and 1). The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

Tx D4-D12 Selection

D4-D12 Byte selection is controlled by TRLD (CR8; 1F8[H], Bit 6) and TXLDEXT (CR15; 1DF[H], Bit 7). The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

In the OW/APS Application, the external source for the Bytes will be the Tx Line DCC Port. In the All TOH Application, the external source will be either the Tx Line DCC Port or the Tx TOH Port, as controlled by OA and LDCCEN (CR17; 1DD[H], Bit 6).

Tx Z1 Selection

The controls TXZ1EXT (CR14; 1FE[H], Bit 2), TRZ1 (CR9; 1F9[H], Bit 5), and OA are used to control the Z1 Selection. The source selection is shown below where: $\&$ = the logical "AND" function, + = the logical "OR" function, and = represents a control state.

Tx Z2 Selection

TXZ2EXT (CR14; 1FE[H], Bit 1), TRZ2 (CR9; 1F9[H], Bit 4), and OA are used to control the Selection of Z2. The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

Tx E2 Selection

E2 Byte selection is controlled by TRE2 (CR8; 1F8[H], Bit 4) and TXE2EXT (CR14; 1FE[H], Bit 0). The source selection is shown below where: $\&$ = the logical "AND" function, $+$ = the logical "OR" function, and = represents a control state.

Tx Line FEBE Insertion

FEBE-L insertion is enabled by the control TLFEBEEN. When enabled, the Line FEBE value ("0000" through "1000") overwrites Bits 5 through 8 of the Z2 Byte that has been selected. The FEBE-L Value can be obtained from the received B2 Errors or the Ring Port, as controlled by RING. An accumulation mechanism is used to account for differing transmit and receive rates.

Tx E1 Alarm Insertion

The E1 Byte sent to the Tx Line may optionally be used to communicate an in-band AIS Indication. This is controlled by command TA2E (CR11; 1FB[H], Bit 0). When Enabled :

- 1. The Settings of TRE1 and TXE1EXT will be disregarded.
- 2. The normal state of the E1 Byte will be all "0".
- 3. The occurrence of certain anomalies will result in the E1 Byte being set to all "1".

If the conditions are such that an E1 Alarm will be inserted (if enabled by TA2E) it will be indicated by the setting of TPAISC or TLAISC (SR8; 1F6[H], Bits 1 and 0). When E1 Alarm insertion is disabled the functioning of TRE1 and TXE1EXT is enabled.

Tx Path AIS Insertion

Path AIS (AIS-P) insertion consists of setting the H1, H2 and H3 Bytes and all SPE Bytes to "1". This function is enabled if TRAIS (CR9; 1F9[H], Bit 3) = "1" and either PTE (CR9; 1F9[H], Bit 2) or LTE (CR1; 0F9[H], Bit 2) = "1". AIS-P insertion is directly controlled by the µPro via the command STPAIS (CR11; 1FB[H], Bit 5). Path AIS insertion will also occur on Transmit FIFO underflow or overflow, if the automatic FIFO recovery option is set. In addition, AIS-P may, as an option, be automatically inserted upon certain Tx Terminal Port alarms and when the Alarm Port Input is active (Pin is Low). Use of the Tx Terminal E1 Alarm is enabled by TTEAIS (CR15; 1DF[H], Bit 5). The insertion of PAIS will terminate with the sending of a valid pointer with the NDF Bits active ("1001") for one frame. Subsequent pointer values will be transmitted with an inactive NDF ("0110") indication. If the conditions are such that a PAIS will be inserted (if enabled by TRAIS), this will be indicated by the setting of TPAISC.

Tx Line RDI Insertion

RDI-L is transmitted by setting K2, Bits 6, 7, and 8 to "110". LRDI may be inserted upon command from the µPro or the Ring Port and, if so enabled, autonomously upon certain Receive Side anomalies. The µPro command is STLRDI (CR15; 1DF[H], Bit 1). Automatic Line RDI insertion is enabled by the control TRLRDI (CR2; 0FA[H], Bit 4). The inclusion of B2EBER, as a condition for automatic insertion, is enabled by the control B2ELRDI (CR15; 1DF[H], Bit 0). The inclusion of J0MIS, as a condition for automatic insertion, is enabled by the control J0MLRDI (CR18; 1DC[H], Bit 6).

Tx Line AIS Insertion

Line AIS (AIS-L) insertion consists of setting all bytes of the Line Level Signal to "1". It is enabled if TRAIS = "1" and LTE and PTE = "0". AIS-L insertion is directly controlled by the µPro via the command STLAIS (CR17; 1DD[H], Bit 5). If enabled, AIS-L will be inserted if the Alarm Port input is active (Pin TAIS is Low) or if certain Tx terminal alarms exist. If the conditions are such that a AIS-L will be inserted (if enabled by TRAIS), this will be indicated by the setting of TLAISC. The insertion of AIS-L will terminate with the sending of a valid pointer with the NDF Bits active ("1001") for one frame. Subsequent pointer values will be transmitted with an inactive NDF ("0110") indication.

LOOPBACKS

Three loopbacks are available: Line Loopback, Tx-Rx Line Loopback, and Rx-Tx Terminal Loopback. These are indicated in the Block Diagram (Figure 14) and as the shaded multiplexers in Figure 78. The italicized designations in Figure 78 are control bits.

Line Loopback

Line Loopback disconnects the Clock and Data Outputs from the Tx TOH Generator and substitutes the information incoming on RLCI and RLDI. This is controlled by LINLOOP (CR17; 1DD[H], Bit 2).

Tx-Rx Line Loopback

Tx-Rx Line Loopback disconnects the RLDI and RLCI Inputs and substitutes the Tx TOH Generator Clock and Data outputs. When Tx-Rx Line Loopback is initiated RFRI is disregarded. This Loopback is controlled by TRLOOP (CR0; 0F8[H], Bit 0).

When a Tx-Rx Line Loopback is enabled the signal exiting on TLDO may be either the information that is looped back, i.e., the information input at the Tx Terminal Port, or it may be a forced AIS signal. This is controlled by LPAISEN (CR12; 1FC[H], Bit 4). When the Forced AIS option is selected LPAISSEL (CR12; 1FC[H], Bit 3) determines if AIS-L or AIS-P is output. Termination of AIS Insertion by removing the loopback or changing the state of LPAISEN will not cause an NDF to be transmitted. AIS termination with an NDF indication can be achieved by performing the following sequence:

- 1. forcing the Tx OH Generator to Insert the appropriate AIS
- 2. removing the loopback or changing LPAISEN
- 3. Terminating the AIS Insertion at the Tx OH Generator.

Activation of Tx-Rx Line Loopback will inhibit RLFRI from creating interrupts or downstream alarms. The RLOC and RLOS Detectors will monitor the looped signal.

Rx-Tx Terminal Loopback

Rx-Tx Terminal Loopback disconnects the path between the Tx Terminal Port and the Tx Terminal Processor and substitutes the Rx Terminal Generator output for the Tx Terminal Port Input. Rx-Tx Terminal Loopback is controlled by RTLOOP (CR8; 1F8[H], Bit 0). When Rx-Tx Terminal Loopback is enabled the signal at the Rx Terminal Port is unaffected. Activation of Rx-Tx Terminal Loopback will inhibit TLOC and TLOS from creating interrupts or upstream alarms if TTOHEN = "0". If TTOHEN = "1" during Rx-Tx Terminal Loopback, the TLOC and TLOS circuits will monitor the terminal inputs. The looped data is not processed by the Tx terminal framer (which continues to monitor the Tx terminal input data) but rather has a frame indicator sent with it to the Tx Terminal Processor from the Rx side.

RESETS

The PHAST-1 has four reset mechanisms: Hardware Reset, Software Receive Side Reset, Software Transmit Side Reset and Chip Reset.

Hardware Reset is accomplished with the pin RST, which is active Low. This is a level sensitive input. The device remains in the reset condition until RST is returned to the High Level. When activated, the reset process will:

- 1. Reset all Counters
- 2. Reset all Control Registers
- 3. Clear All Status Bits
- 4. Re-center the FIFOs
- 5. Set HWRST (SR1; 0F2/3/5[H], Bit 0)
- 6. Set INT (SR1; 0F2/3/5[H], Bit 7)

A Receive Software Reset is initiated by RSWRES (CR3; 0FB[H], Bit 1). A Transmit Software Reset is Controlled by TSWRES (CR15; 1DF[H], Bit 6). A Software Reset consists of resetting the Counters and Status Bits associated with the Transmit or Receive Sides. A Chip Reset is initiated by CHPRES (CR18; 1DC[H], Bit 0). A Chip Reset is similar to a Hardware Reset (pin RST), except that control registers and the µPro interface are not affected. A Software Reset or Chip Reset is initiated by setting the appropriate control bit to "1". The reset state will remain in effect until the control bit is returned to the "0" logic level. Note that RSWRES will disable state will refinant in effect until the control bit is returned to the O Togic level. Note that NSWNES will usable
the Frame Pulse and clock of the Rx Ring Port. Ring Port Data will continue to be sent out but B3 errors ma

MICROPROCESSOR INTERFACE

The µPro Interface is the means by which PHAST-1 is queried and controlled. Three microprocessor types are supported: Intel, Motorola and Multiplexed Address/Data bus. The pins µPSEL0 and µPSEL1 determine the interface type.

Software Operations

All Memory Locations are Read and Write except for: 000[H] - 004[H], Clear on Read Status Registers and Unlatched Status Registers which are Read Only. Status or Control Register bit positions marked "Unused" are not equipped. Bit 7 of CR6 (0FE[H]), and Bits 7 and 6 of CR19 (1DB[H]) are marked "Reserved". These bits should be set to "0". Failure to do so may jeopardize software compatibility in future device revisions. The Control bit RAMTSTEN (CR6; 0FE[H], Bit 6) is provided to allow memory testing. When it is set to "1" RAM access by all internal operations is inhibited. Two controls: TEST1 and TEST2 (CR17; 1DD[H], Bits 4 and 3) are used for Internal TXC tests. These must be set to "0" for normal operation.

All Counters clear on Read. Writing to a 16-Bit Counter is accomplished by first writing the HIBYTE Location (1FF[H]) then writing to the Lower Order Register. Reading is accomplished by reading the lower order register then reading HIBYTE. Registers 0F6[H] and 1F6[H] are non-latching registers used for Receive Side and Transmit Side counter overflows, respectively. One bit is provided for each counter except for the Pointer Increment and Decrement Counters. The Rx Pointer Increment and Decrement Counters use the same bit to indicate overflow. Similarly, the Tx Pointer Increment and Decrement Counters are combined into a single bit. There are no overflow indication bits for the Tx B1, B2 or B3 counters.

Alarm reporting is accomplished with seven sets of three Status Registers (SR0 - SR6), each of which is composed of two latching locations and one non-latching location, and three single Status Registers (SR7 - SR9), which provide only unlatched values. In either case, the alarm is indicated by the appropriate bit being set to "1". In SR0 - SR6, each alarm occupies the same bit position in each of the three registers. The First Register of the set provides latched values that clear (reset to "0") when the register is read. The Second Register contains latched values that are cleared, on a per bit basis, by writing a "1" to the bit that is to be cleared (multiple bit positions may be simultaneously cleared). It must be noted that the clearing of either latched register is reflected in the contents of the other register. For example, reading the First Register clears all alarms in both the First and Second Registers. Similarly, Writing a "1" to a bit in the Second Register clears that alarm bit in both the First and Second Registers. For test purposes, writing a "1" to any bit(s) with the address of the Third Register of SR0 - SR6 will set to "1" the corresponding bit(s) in the First and Second Registers. The Third Register of the set and SR7 - SR9 contain unlatched values that provide a real time indication of the alarm status. Bits in these locations will be at a logical "1" for the duration of the causative event.

Interrupt Structure

In general, interrupts are created on alarms or counter overflows. Alarm-related interrupts may occur either on the positive edge (event start) or, if so enabled, on both the positive and negative edges (event start and end) of the causative incident. Counter overflow interrupts are initiated only on the detection of the overflow condition. Clearing the counter does not create an interrupt. The creation of an interrupt is reported as INT in Register 0F2[H]. Any time that an interrupt is created this bit will be set to "1".

To simplify interrupt handling an unlatched Polling Register is provided (0F7[H]). It is used to indicate the condition of the six Status Registers and the two Counter Overflow Registers. Each of the eight registers is assigned a bit in this register. One or more bits set in a Status or Counter overflow register will cause the appropriate Polling Register bit to be set.

There are six controls that manage the creation of interrupts. They are:

- 1. HWINE (CR2; 0FA[H], Bit 5)
- 2. INVINT (CR5; 0FD[H], Bit 0)
- 3. -VE (CR2; 0FA[H], Bit 0)
- 4. TIEN (CR2; 0FA[H], Bit 2)
- 5. PIEN (CR2; 0FA[H], Bit 1)
- 6. DIEN (CR5; 0FD[H], Bit 7)

HWINE is the master hardware interrupt enable. When set to "1" the interrupt output to the µPro (pin INT/IRQ) is enabled. A value of "0" disables the creation of interrupts at the pin. INVINT is used to logically invert the pin INT/IRQ. Setting this bit to "1" causes the signal to become INT/IRQ. -VE is the edge control for alarm-generated interrupts. A value of "0" creates the interrupts on the positive edge only. When set to "1" interrupts will be created on both the positive and negative edges. -VE has no effect on the generation of interrupts by counters that overflow. TIEN, PIEN and DIEN enable categories of events for interrupt creation. These three controls are discussed below.

<u>TRANSWITCH'</u>

Transport Layer Interrupts

Interrupt enabling for Transport Layer events is controlled by TIEN. TIEN = "0" will disable interrupts. When set to "1" the creation of interrupts is enabled. Transport Layer Events are defined in Table 26.

Table 26. Transport Layer Events

Path Layer Interrupts

Interrupt enabling for Path Layer events is controlled by PIEN. PIEN = "0" will disable interrupts. When set to "1" the creation of interrupts is enabled. Path Layer Events are defined in Table 27.

Table 27. Path Layer Events

Device Layer Interrupts

Interrupt enabling for Device Layer events is controlled by DIEN. DIEN = "0" will disable interrupts. When set to "1" the creation of interrupts is enabled. Device Layer Events are defined in Table 28.

Table 28. Device Layer Events

TEST AND DIAGNOSTICS

For testing and diagnostic purposes the PHAST-1 provides Loopbacks (previously discussed), Output Disable capability and Boundary Scan.

Output Disable

The pin TEST is a control that when taken Low, with RST held Low, will force all output and bidirectional pins to a high impedance state. TEST at the Low Level by itself invokes a TXC Device Test Mode. For normal operation TEST must be at the High Level.

Boundary Scan

Introduction

The IEEE 1149.1 Standard defines the requirements of a boundary scan architecture that has been specified by the IEEE Joint Test Action Group (JTAG). Boundary scan is a specialized scan architecture that provides observability and controllability for the interface pins of the device. The Test Access Port block, which implements the boundary scan functions, consists of a Test Access Port (TAP) controller, instruction and test data registers, and a boundary scan register path bordering the input and output pins, as illustrated in Figure 79. The boundary scan test bus interface consists of four input signals (i.e., the Test Clock (TCKI), Test Mode Select (TMSI), Test Data Input (TDI) and Test Reset (TRESI) input signals) and a Test Data Output (TDO) output signal. A brief description of boundary scan operation is provided below; further information is available in the IEEE Standard document.

The TAP controller receives external control information via a Test Clock (TCKI) signal, a Test Mode Select (TMSI) signal, and a Test Reset (TRESI) signal, and it sends control signals to the internal scan paths. The scan path architecture consists of a three-bit serial instruction register and two or more serial test data registers. The instruction and data registers are connected in parallel between the serial Test Data Input (TDI) and Test Data Output (TDO) signals. The Test Data Input (TDI) signal is routed to both the instruction and test data registers and is used to transfer serial data into a register during a scan operation. The Test Data Output (TDO) is selected to send data from either register during a scan operation.

When boundary scan testing is not being performed, the boundary scan register is transparent, allowing the input and output signals at the device pins to pass to and from the PHAST-1 device's internal logic, as illustrated in Figure 79. During boundary scan testing, the boundary scan register disables the normal flow of input and output signals to allow the device to be controlled and observed via scan operations. A timing diagram for the boundary scan feature is provided in Figure 51.

Boundary Scan Support

The maximum frequency the PHAST-1 device will support for boundary scan is 10 MHz. The PHAST-1 device performs the following boundary scan test instructions (ID commands and ID Register are not supported):

- EXTEST (000) -SAMPLE/PRELOAD (010) -BYPASS (111)

It should be noted that the Capture - IR State (INSTRUCTION_CAPTURE attribute of BSDL) is 011.

EXTEST Test Instruction:

One of the required boundary scan tests is the external boundary test (EXTEST) instruction. When this instruction is shifted in, the PHAST-1 device is forced into an off-line test mode. While in this test mode, the test bus can shift data through the boundary scan registers to control the external PHAST-1 input and output leads.

SAMPLE/PRELOAD Test Instruction:

When the SAMPLE/PRELOAD instruction is shifted in, the PHAST-1 device remains fully operational. While in this test mode, PHAST-1 input data, and data destined for device outputs, can be captured and shifted out for inspection. The data is captured in response to control signals sent to the TAP controller.

BYPASS Test Instruction:

When the BYPASS instruction is shifted in, the PHAST-1 device remains fully operational. While in this test mode, a scan operation will transfer serial data from the TDI input, through an internal scan cell, to the TDO pin. The purpose of this instruction is to abbreviate the scan path through the circuits that are not being tested to only a single clock delay.

Boundary Scan Reset

Specific control of the TRESI pin is required in order to ensure that the boundary scan logic does not interfere with normal device operation. This pin should be held low whenever boundary scan operations are not being performed. Placing a pull down resistor from TRESI pin to ground, which can allow a tester to drive the TRESI pin high, is suggested when the boundary scan testing feature is used.

Boundary Scan Chain

There are 127 scan cells in the PHAST-1 boundary scan chain. Bidirectional device pins require two scan cells. Additional scan cells are used for direction control as needed. The following table shows the listed order of the scan cells and their functions. Cells that are not associated with a pin are marked "NA" in the Pin No. column.

PACKAGE INFORMATION

I RAN

ISWITCH°

The PHAST-1 is packaged in a 144-pin low profile plastic quad flat package suitable for surface mounting, as shown in Figure 80. All linear dimensions are in millimeters and are nominal unless otherwise noted.

Note: This package complies with JEDEC Publication 95, Specification MS-026. All linear dimensions are in millimeters.

Figure 79. PHAST-1 TXC-06101 144-Pin Low Profile Plastic Quad Flat Package

APPLICATION DIAGRAM

Figure 81. Asynchronous DS0 to/from Synchronous STS-1 Application

Figure 82. Asynchronous DSX-1 Mapped to OC-1 Ring-Protected Application

i RAI TCH

ORDERING INFORMATION

Part Number: TXC-06101-AILQ 144-pin Low Profile Plastic Quad Flat Package

RELATED PRODUCTS

TXC-02020, ART VLSI Device (Advanced STS-1/DS3 Receiver/Transmitter). The ART performs the transmit and receive line interface functions for interfacing STS-1 (51.84 Mbit/s) and DS3 (44.736 Mbit/s) signals at a coaxial interface.

TXC-02021, ARTE VLSI Device. The ARTE performs the same functions as the ART with some extended features that use more input/output pins. It has a larger package.

TXC-03001B, SOT-1 VLSI Device (SONET STS-1 Overhead Terminator). In a single device, it provides the SONET interface to any payload. It provides access to all of the transport and path overhead defined for an STS-1/STS-N SONET signal. This device has two operating modes, one for backwards compatibility with the predecessor TXC-03001 SOT-1 device (which is not recommended for use in new designs) and another which permits enabling of new features.

TXC-03011, SOT-1E VLSI Device (SONET STS-1 Overhead Terminator). In a single device, it provides the SONET interface to any payload. It provides access to all of the transport and path overhead defined for an STS-1/STS-N SONET signal. This device has extended features relative to the TXC-03001B that use more input/output pins. It has a larger package.

TXC-03003 and TXC-03003B, SOT-3 VLSI Device (SONET STM-1/STS-3/STS-3c Overhead Terminator). SOT-3 performs Section (RS), Line (MS), and Path Overhead processing for STM-1, STS-3 or STS-3c signals. The TXC-03003B should be used in new designs instead of the TXC-03003.

TXC-03103, QT1F-Plus VLSI Device (Quad T1 Framer-Plus). The QT1F-Plus is a four channel DS1 framer with extended features for voice and data communications.

TXC-03452 and TXC-03452B, L3M VLSI Device (Level 3 Mapper/Desynchronizer) - L3M maps a DS3 or E3 signal into an SDH/SONET signal formatted for STM-n (VC-3 via TU-3) or STS-n (via STS-1 SPE). The TXC-03452B should be used in new designs instead of the TXC-03452.

TXC-04001B, ADMA-T1 VLSI Device (Dual DS1 to VT1.5 Async, Mapper/Desynchronizer) - ADMA-T1 maps two asynchronous DS1 signals into any two VT1.5s of a SONET STS-1 SPE.

TXC-04011, ADMA-T1P VLSI Device (Dual DS1 to VT1.5 Async, Mapper/Desynchronizer) - ADMA-T1P performs the same functions as ADMA-T1 with support of Add Bus Timing Mode. It is packaged in a 120 pin PQFP.

TXC-04201, DS1MX7 VLSI DEvice (DS1 Mapper 7-Channel). The DS1MX7 maps seven DS1 signals into any seven selected asynchronous or byte synchronous mode VT1.5 or TU-11 tributaries in a SONET/SDH synchronous payload envelope.

TRANSWITCH'

TXC-04251, QT1M VLSI Device (Quad DS1 to TU-11/VT1.5 Async, Mapper/Desynchronizer) - QT1M maps four asynchronous DS1 signals into SDH (TU-11 via TUG-2 and TUG-3) or SONET (VT1.5 via VTG and STS-1 SPE).

TXC-04252, QE1M VLSI Device (Quad E1 to TU-12/VT2 Async, Mapper/Desynchronizer) - QE1M maps four asynchronous E1 signals into SDH (TU-12 via TUG-2 and TUG-3) or SONET (VT2 via VTG and STS-1 SPE).

TXC-05150, CDB VLSI Device (Cell Delineation Block) - CDB provides cell delineation for ATM cells carried in a physical line at rates of 1.544 Mbit/s to 155.52 Mbit/s.

TXC-06125, XBERT VLSI Device (Bit Error Rate Generator/Receiver) - XBERT is a programmable multi-rate test pattern generator and checker with serial, nibble or byte interface capabilities.

STANDARDS DOCUMENTATION SOURCES

Telecommunication technical standards and reference documentation may be obtained from the following organizations:

ANSI (U.S.A.):

American National Standards Institute (ANSI) 11 West 42nd Street New York, New York 10036 Tel: 212-642-4900 Fax: 212-302-1286

The ATM Forum (U.S.A.):

ATM Forum World Headquarters **ATM Forum European Office** Foster City, CA 94404-1138 Levallois Perret Cedex

Bellcore (U.S.A.):

Bellcore Attention - Customer Service 8 Corporate Place Piscataway, NJ 08854 Tel: 800-521-CORE (In U.S.A.) Tel: 908-699-5800 Fax: 908-336-2559

EIA - Electronic Industries Association (U.S.A.):

Global Engineering Documents Suite 407 7730 Carondelet Avenue Clayton, MO 63105 Tel: 800-854-7179 (In U.S.A.) Fax: 314-726-6418

ETSI (Europe):

European Telecommunications Standards Institute ETSI, 06921 Sophia - Antipolis Cedex France Tel: 33 92 94 42 00 Fax: 33 93 65 47 16

ITU-T (International):

Publication Services of International Telecommunication Union (ITU) Telecommunication Standardization Sector (T) Place des Nations CH 1211 Geneve 20, Switzerland Tel: 41-22-730-5285Fax: 41-22-730-5991

303 Vintage Park Drive 14 Place Marie - Jeanne Bassot 92593 Paris France Tel: 415-578-6860 Tel: 33 1 46 39 56 26 Fax: 415-525-0182 Fax: 33 1 46 39 56 99

MIL-STD Military Standard (U.S.A.):

Standardization Documents Order Desk 700 Robbins Avenue Building 4D Philadelphia, PA 19111-5094 Tel: 212-697-1187

Fax: 215-697-2978

TTC (Japan):

TTC Standard Publishing Group of the Telecommunications Technology Committee 2nd Floor, Hamamatsucho - Suzuki Building, 1 2-11, Hamamatsu-cho, Minato-ku, Tokyo Tel: 81-3-3432-1551

Fax: 81-3-3432-1553

<u>TRANSWITCH'</u>

- NOTES -

TranSwitch reserves the right to make changes to the product(s) or circuit(s) described herein without notice. No liability is assumed as a result of their use or application. TranSwitch assumes no liability for TranSwitch applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TranSwitch warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TranSwitch covmask work right, or other intellectual property right of TranSwitch coverage or relating to any combination, machine, or process in which

ering or relating to any combination, machine, or process in which Contact TranSwit such semiconductor products or services might be or are used.

PRELIMINARY information documents contain information on products in the sampling, pre-production or early production phases of the product life cycle. Characteristic data and other specifications are subject to change.
Contact TranSwitch Applications Engineering for current information on this product.

TranSwitch Corporation • 3 Enterprise Drive • • Shelton, CT 06484 USA www.transwitch.com • • Tel: 203-929-8810 Fax: 203-926-9453

DOCUMENTATION UPDATE REGISTRATION FORM

If you would like be added to our database of customers who have registered to receive updated documentation for this device as it becomes available, please provide your name and address below, and fax or mail this page to Mary Lombardo at TranSwitch. Mary will ensure that relevant Product Information Sheets, Data Sheets, Application Notes, Technical Bulletins and other relevant publications are sent to you. This information will be made available in paper document form, on a Windows/DOS/Macintosh/UNIX CD-ROM disk, and on the Internet World Wide Web at the TranSwitch site, http://www.transwitch.com.

Please print or type the information requested below, or attach a business card.

(Fold back on this line second, then tape closed, stamp and mail.)

First Class Postage Required

TranSwitch Corporation Attention: Mary Lombardo 3 Enterprise Drive Shelton, CT 06484 U.S.A.

(Fold back on this line first.)

Please complete the registration form on this back cover sheet, and fax or mail it, if you wish to receive updated documentation on this TranSwitch product as it becomes available.