# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



# M66256FP

5120 × 8-BIT LINE MEMORY (FIFO)

#### DESCRIPTION

The M66256FP is a high-speed line memory with a FIFO (First In First Out) structure of 5120-word×8-bit configuration which uses high-performance silicon gate CMOS process technology.


It has separate clock, enable and reset signals for write and read, and is most suitable as a buffer memory between devices with different data processing throughput.


#### **FEATURES**

5120 words × 8-bits (dyn	ramic memory)
High-speed cycle	25ns (Min.)
High-speed access	18ns (Max.)
Output hold	3ns (Min.)
· Fully independent, asynchronous write and r	ead operations
Variable length delay bit	
Output	3 states

#### APPLICATION

Digital photocopiers, high-speed facsimile, laser beam printers.







# M66256FP

5120 × 8-BIT LINE MEMORY (FIFO)

#### **FUNCTION**

When write enable input  $\overline{\text{WE}}$  is "L", the contents of data inputs Do to D7 are written into memory in synchronization with rise edge of write clock input WCK. At this time, the write address counter is also incremented simultaneously.

The write function given below are also performed in synchronization with rise edge of WCK.

When  $\overline{WE}$  is "H", a write operation to memory is inhibited and the write address counter is stopped.

When write reset input WRES is "L", the write address counter is initialized.

When read enable input  $\overline{RE}$  is "L", the contents of memory are output to data outputs Q<sub>0</sub> to Q<sub>7</sub> in synchronization with rise edge of read clock input RCK. At this time, the read address counter is also incremented simultaneously.

The read functions given below are also performed in synchronization with rise edge of RCK.

When  $\overline{RE}$  is "H", a read operation from memory is inhibited and the read address counter is stopped. The outputs are in the high impedance state.

When read reset input RRES is "L", the read address counter is initialized

### ABSOLUTE MAXIMUM RATINGS (Ta = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5 ~ +7.0	V
Vi	Input voltage	A value based on GND pin	-0.5 ~ Vcc + 0.5	V
Vo	Output voltage		-0.5 ~ Vcc + 0.5	V
Pd	Maximum power dissipation	Ta = 25°C	440	mW
Tstg	Storage temperature		<b>−</b> 65 ~ 150	°C

#### RECOMMENDED OPERATING CONDITIONS

Courselle all	Demonstra		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
Vcc	Supply voltage	4.5	5	5.5	V	
GND	Supply voltage		0		V	
Topr	Operating ambient temperature	0		70	°C	

#### ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, Vcc = 5V ± 10%, GND = 0V)

Symbol	Parameter	Test conditions		Limits			9.00
				Min.	Тур.	Max.	Unit
ViH	"H" input voltage			2.0			V
VIL	"L" input voltage					0.8	V
Vон	"H" output voltage	IOH = -4mA		Vcc-0.8			V
Vol	"L" output voltage	IOL = 4mA	13.			0.55	V
liH	"H" input current	VI = VCC	WE, WRES, WCK, RE, RRES, RCK, Do ~ D7			1.0	μΑ
liL	"L" input current	VI = GND	WE, WRES, WCK, RE, RRES, RCK, Do ~ D7			-1.0	μΑ
lozh	Off state "H" output current	Vo = Vcc				5.0	μА
lozL	Off state "L" output current	Vo = GND				-5.0	μА
loc	Operating mean current dissipation	VI = Vcc, GND, Output open twck, tRck = 25ns				80	mA
CI	Input capacitance	f = 1MHz				10	pF
Co	Off state output capacitance	f = 1MHz				15	pF



# M66256FP

5120 × 8-BIT LINE MEMORY (FIFO)

#### SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, Vcc = 5V ± 10%, GND = 0V)

Symbol	Devenostor		Limits		
	Parameter		Тур.	Max.	Unit
tac	Access time			18	ns
toH	Output hold time	3			ns
toen	Output enable time	3		18	ns
todis	Output disable time	3		18	ns

### **TIMING CONDITIONS** (Ta = $0 \sim 70^{\circ}$ C, Vcc = 5V ± 10%, GND = 0V, unless otherwise noted)

Comple of	Dozemster	Limits			111-14
Symbol	Parameter		Тур.	Max.	Unit
twck	Write clock (WCK) cycle	25			ns
tWCKH	Write clock (WCK) "H" pulse width	11			ns
tWCKL	Write clock (WCK) "L" pulse width	11			ns
trck	Read clock (RCK) cycle	25			ns
trckh	Read clock (RCK) "H" pulse width	11			ns
trckl	Read clock (RCK) "L" pulse width	11			ns
tDS	Input data setup time to WCK	7			ns
tDH	Input data hold time to WCK	3			ns
tRESS	Reset setup time to WCK or RCK	7			ns
tRESH	Reset hold time to WCK or RCK	3			ns
tnress	Reset nonselect setup time to WCK or RCK	7			ns
tNRESH	Reset nonselect hold time to WCK or RCK	3			ns
tWES	WE setup time to WCK	7			ns
tWEH	WE hold time to WCK	3			ns
tnwes	WE nonselect setup time to WCK	7			ns
tnweh	WE nonselect hold time to WCK	3			ns
tres	RE setup time to RCK	7			ns
tREH	RE hold time to RCK	3			ns
tNRES	RE nonselect setup time to RCK	7			ns
tNREH	RE nonselect hold time to RCK	3			ns
tr, tf	Input pulse rise/fall time			20	ns
tH	Data hold time (Note 1)			20	ms

Notes 1: For 1-line access, the following should be <u>satisfied</u>:


WE "H" level period ≤ 20ms – 5120 twck – WRES "L" level period

RE "H" level period ≤ 20ms – 5120 tRCK – RRES "L" level period

2: Perform reset operation after turning on power supply.



#### **TEST CIRCUIT**



Input pulse level : 0 ~ 3V Input pulse rise/fall time : 3ns Decision voltage input : 1.3V


 $Decision\ voltage\ output:\ 1.3V\ (However, todis(LZ)\ is\ 10\%\ of\ output\ amplitude\ and\ todis(HZ)\ is\ 90\%\ of\ output\ amplitude\ and\ todis(HZ)\ output\ amplitude\ ampli$ 

that for decision).

The load capacitance CL includes the floating capacitance of connection and the input capacitance of probe.


Parameter	SW1	SW2
todis(LZ)	Closed	Open
tODIS(HZ)	Open	Closed
tOEN(ZL)	Closed	Open
tOEN(ZH)	Open	Closed

#### todis/toen TEST CONDITION




#### **OPERATING TIMING**


• Write cycle



## • Write reset cycle



· Matters that needs attention when WCK stops



 $\overline{WRES} = "H"$ 


Input data of n cycle is read at the rising edge after WCK of n cycle and writing operation starts in the WCK low-level period of n+1 cycle. The writing operation is complete at the falling edge after n+1 cycle.

To stop reading write data at n cycle, enter WCK before the rising edge after n+1 cycle.


When the cycle next to n cycle is a disable cycle, WCK for a cycle requires to be entered after the disable cycle as well.



## • Read cycle




# • Read reset cycle




#### **VARIABLE LENGTH DELAY BITS**

#### • 1-line (5120 bits) delay


A write input data is written into memory at the second rise edge of WCK in the cycle, and a read output data is output from memory at the first rise edge of RCK in the cycle, so that 1-line delay can be made easily.




# • N-bit delay bit (Making a reset at a cycle corresponding to delay length)



• N-bit delay 2 (Sliding WRES and RRES at a cycle corresponding to delay length)




• N-bit delay 3 (Disabling RE at a cycle corresponding to delay length)



· Shortest read of data "n" written in cycle n

Cycle n-1 on read side should be started after end of cycle n+1 on write side


When the start of cycle n-1 on read side is earlier than the end of cycle n+1 on write side, output  $Q_n$  of cycle n becomes invalid. In the figure shown below, the read of cycle n-1 is invalid.



• Longest read of data "n" written in cycle n: 1-line delay

Cycle n <1>\* on read side should be started when cycle n <2>\* on write is started

Output Qn of n cycle <1>\* can be read until the start of reading side n cycle <1>\* and the start of writing side n cycle <2>\* overlap each other.



<0>\*, <1>\* and <2>\* indicates a line value.



5120 × 8-BIT LINE MEMORY (FIFO)

### **APPLICATION EXAMPLE**

Laplacian Filter Circuit for Correction of Resolution in the Secondary Scanning Direction.

