DESCRIPTION

The 38C2 group is the 8-bit microcomputer based on the 740 family core technology.

The 38C2 group has an LCD drive control circuit, a 10-channel A-D converter, and a Serial I/O as additional functions.

The various microcomputers in the 38C2 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

FEATURES

- Basic machine-language instructions 71
- The minimum instruction execution time .... 0.50 μs
  (at 8MHz oscillation frequency)
- Memory size
  ROM .... 16 K to 60 K bytes
  RAM .... 640 to 2048 bytes
- Programmable input/output ports .... 51 (common to SEG: 24)
- Interrupts .... 18 sources, 16 vectors
- Timers .... 8-bit ✕ 4, 16-bit ✕ 2
- A-D converter .... 10-bit ✕ 8 channels
- Serial I/O .... 8-bit ✕ 2 (UART or Clock-synchronized)
- PWM .... 10-bit ✕ 2, 16-bit ✕ 1 (common to IGBT output)
- LCD drive control circuit
  Bias 1/2, 1/3
  Duty 1/2, 1/3, 1/4
  Common output 4
  Segment output 24
- Two clock generating circuits
  (connect to external ceramic resonator or quartz-crystal oscillator)

- Watchdog timer .... 8-bit ✕ 1
- LED direct drive port 8
  (average current: 15 mA, peak current: 30 mA, total current: 90 mA)
- Power source voltage
  • Mask ROM version
  In frequency/2 mode .... 4.0 to 5.5 V
                              (at 8 MHz oscillation frequency)
  In frequency/4 mode .... 1.8 to 5.5 V
            (at 4 MHz oscillation frequency, A-D operation excluded)
  In low-speed mode .... 1.8 to 5.5 V
                              (at 32 kHz oscillation frequency)
  • Flash memory version
  In frequency/2 mode .... 4.0 to 5.5 V
                              (at 8 MHz oscillation frequency)
  In frequency/4 mode .... 2.5 to 5.5 V
                              (at 8 MHz oscillation frequency)
  In low-speed mode .... 2.5 to 5.5 V
                              (at 32 kHz oscillation frequency)
- Power dissipation
  • In frequency/2 mode (at 8 MHz oscillation frequency, V_{CC} = 5 V)
  Mask ROM version .... 14 mW
  Flash memory version .... 25 mW
  • In low-speed mode (at 32 kHz oscillation frequency, V_{CC} = 3 V)
  Mask ROM version .... 21 μW
  Flash memory version .... 375 μW
- Operating temperature range .... − 20 to 85°C

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PIN CONFIGURATION
(TOP VIEW)

Package type : **64P6U-A/64P6Q-A**

Fig. 1 M38C2XMX-XXXFP pin configuration

RENESAS

Renesas Technology Corp.

FUNCTIONAL BLOCK DIAGRAM

Fig. 2 Functional block diagram

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Function	Function except a port function	
V_{CC}, V_{SS}	Power source	• Apply voltage of 1.8 V to 5.5 V to V_{CC}, and 0 V to V_{SS}.		
V_{REF}	Analog reference voltage	• Reference voltage input pin for A-D converter.		
AV_{SS}	Analog power source	• GND input pin for A-D converter. Connect to V_{SS}.		
$\overline{RESET}$	Reset input	• Reset input pin for active "L."		
X_{IN}	Clock input	• Input and output pins for the main clock generating circuit.		
		• Feedback resistor is built in between X_{IN} pin and X_{OUT} pin.		
X_{OUT}	Clock output	• Connect a ceramic resonator or a quartz-crystal oscillator between the X_{IN} and X_{OUT} pins to set the oscillation frequency. When an external clock is used, connect the clock source to X_{IN}, and leave X_{OUT} pin open.		
V_{L3}	LCD power source	• Input $0 \leq V_{L1} \leq V_{L2} \leq V_{L3} \leq V_{CC}$ voltage.		
		• Input $0 - V_{L3}$ voltage to LCD.		
$COM_0 - COM_3$	Common output	• LCD common output pins.		
		• COM_2 and COM_3 are not used at 1/2 duty ratio.		
		• COM_3 is not used at 1/3 duty ratio.		
$P0_0/SEG_0 - P0_3/SEG_3$	I/O port P0	• 8-bit I/O port.	• LCD segment output pins	• Key input interrupt pins
$P0_4/SEG_4 - P0_7/SEG_7$		• CMOS compatible input level.		
		• CMOS 3-state output structure.		
$P1_0/SEG_8 - P1_7/SEG_{15}$	I/O port P1	• I/O direction register allows each port to be individually programmed as either input or output.		
$P2_0/SEG_{16} - P2_5/SEG_{21}$	I/O port P2	• Pull-up control is enabled.		
$P2_6/SEG_{22}/V_{L1}$ $P2_7/SEG_{23}/V_{L2}$				• LCD power source input pins
$P3_0/\overline{SRDY_2}$	I/O port P3		• Serial I/O2 function pins	
$P3_1/S_{CLK2}$				
$P3_2/TxD_2$				
$P3_3/RxD_2$				
$P3_4/INT_2$			• External interrupt pin	
$P3_5/T_{XOUT}$			• Timer X, Timer 2 output pins	
$P3_6/T_{2OUT}/\phi$				
$P3_7/CNTR_0$			• Timer X function pin	
$P4_0/O_{OUT0}/AN_0$ $P4_1/O_{OUT1}/AN_1$	I/O port P4		• AD converter input pins	• Oscillation external output pins
$P4_2/AN_2 - P4_5/AN_5$				
$P4_6/RTP_0/AN_6$ $P4_7/RTP_1/AN_7$				• Real time port function pins
$P5_0/INT_0$ $P5_1/INT_1$	I/O port P5		• External interrupt pins	
$P5_2/T_{3OUT}/PWM_0$ $P5_3/T_{4OUT}/PWM_1$			• Timer 3, Timer 4 output pins • PWM output pins	
$P5_4/RxD_1$			• Serial I/O1 function pins • Key input interrupt input pins	
$P5_5/TxD_1$				
$P5_6/S_{CLK1}$				
$P5_7/\overline{SRDY_1}$				

PIN DESCRIPTION

Table 2 Pin description (2)

Pin	Name	Function	Function except a port function
P6$_0$/CNTR$_1$ P6$_1$/X$_{CIN}$ P6$_2$/X$_{COUT}$	I/O port P6	• 3-bit I/O port. • CMOS compatible input level. • CMOS 3-state output structure. • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled.	• Timer Y function pin • I/O pins for sub-clock generating circuit. Connect oscillators to them.
CNV$_{SS}$	CNV$_{SS}$	• V$_{PP}$ power input pin in the flash mode. When MCU is operating, connect to V$_{SS}$.	

PART NUMBERING

Product   M38C2   9   M   C   –   XXX   HP

Package type
FP : 64P6U-A package
HP : 64P6Q-A package

ROM number
Omitted in Flash memory version.

Characteristics
– : Standard
D : Extended operating temperature version

ROM/PROM size
1 : 4096 bytes   9 : 36864 bytes
2 : 8192 bytes   A : 40960 bytes
3 : 12288 bytes   B : 45056 bytes
4 : 16384 bytes   C : 49152 bytes
5 : 20480 bytes   D : 53248 bytes
6 : 24576 bytes   E : 57344 bytes
7 : 28672 bytes   F : 61440 bytes
8 : 32768 bytes

The first 128 bytes and the last 2 bytes of ROM
are reserved areas ; they cannot be used.

Memory type
M : Mask ROM version
F   : Flash memory version

RAM size
0 : 192 bytes
1 : 256 bytes
2 : 384 bytes
3 : 512 bytes
4 : 640 bytes
5 : 768 bytes
6 : 896 bytes
7 : 1024 bytes
8 : 1536 bytes
9 : 2048 bytes

Fig. 3 Part numbering

GROUP EXPANSION

Mitsubishi plans to expand the 38C2 group as follows.

Memory Type

Support for mask ROM, Flash-memory versions

Memory Size

ROM/flash memory size .... 16 K to 60 K bytes
RAM size .... 640 to 2048 bytes

Packages

64P6Q-A .... 0.5 mm-pitch plastic molded QFP
64P6U-A .... 0.8 mm-pitch plastic molded QFP

Memory Expansion Plan

ROM size (bytes)

- Under development — M38C29FF
- Under development — M38C29MC
- Under development — M38C24M6
- Under development — M38C24M4

RAM size (bytes)

Products under development or planning : the development schedule and specification may be revised without notice.

Fig. 4 Memory expansion plan

Currently supported products are listed below.

Table 3 Support products

As of November 2001

Product name	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38C29MC-XXXFP	49152 (49022)	2048	64P6U-A	Mask ROM version
M38C29MC-XXXHP			64P6Q-A	Mask ROM version
M38C24M6-XXXFP	24576 (24446)	640	64P6U-A	Mask ROM version
M38C24M6-XXXHP			64P6Q-A	Mask ROM version
M38C24M4-XXXFP	16384 (16254)	640	64P6U-A	Mask ROM version
M38C24M4-XXXHP			64P6Q-A	Mask ROM version
M38C29FFFP	61440 (61310)	2048	64P6U-A	Flash memory version
M38C29FFHP			64P6Q-A	Flash memory version

FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)

The 38C2 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts.

The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0" , the high-order 8 bits becomes "00_{16}". If the stack page selection bit is "1", the high-order 8 bits becomes "01_{16}".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls.

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PC_H and PC_L. It is used to indicate the address of the next instruction to be executed.


Fig. 5 740 Family CPU register structure

RENESAS
Renesas Technology Corp.

Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

[Processor Status Register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

- Bit 0: Carry flag (C)
  The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.
- Bit 1: Zero flag (Z)
  The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".
- Bit 2: Interrupt disable flag (I)
  The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
  Interrupts are disabled when the I flag is "1".
- Bit 3: Decimal mode flag (D)
  The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1".
  Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

- Bit 4: Break flag (B)
  The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".
- Bit 5: Index X mode flag (T)
  When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.
- Bit 6: Overflow flag (V)
  The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.
- Bit 7: Negative flag (N)
  The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	–	SEI	SED	–	SET	–	–
Clear instruction	CLC	–	CLI	CLD	–	CLT	CLV	–

[CPU Mode Register (CPUM)] 003B₁₆

The CPU mode register contains the stack page selection bit and
the control bit for the internal system clock.
The CPU mode register is allocated at address 003B₁₆.

Fig. 7 Structure of CPU mode register

MEMORY
Special Function Register (SFR) Area
The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM
RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM
The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area
The interrupt vector area contains reset and interrupt vectors.

Zero Page
Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page
Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area

RAM size (bytes)	Address XXXX$_{16}$
192	00FF$_{16}$
256	013F$_{16}$
384	01BF$_{16}$
512	023F$_{16}$
640	02BF$_{16}$
768	033F$_{16}$
896	03BF$_{16}$
1024	043F$_{16}$
1536	063F$_{16}$
2048	083F$_{16}$

ROM area

ROM size (bytes)	Address YYYY$_{16}$	Address ZZZZ$_{16}$
4096	F000$_{16}$	F080$_{16}$
8192	E000$_{16}$	E080$_{16}$
12288	D000$_{16}$	D080$_{16}$
16384	C000$_{16}$	C080$_{16}$
20480	B000$_{16}$	B080$_{16}$
24576	A000$_{16}$	A080$_{16}$
28672	9000$_{16}$	9080$_{16}$
32768	8000$_{16}$	8080$_{16}$
36864	7000$_{16}$	7080$_{16}$
40960	6000$_{16}$	6080$_{16}$
45056	5000$_{16}$	5080$_{16}$
49152	4000$_{16}$	4080$_{16}$
53248	3000$_{16}$	3080$_{16}$
57344	2000$_{16}$	2080$_{16}$
61440	1000$_{16}$	1080$_{16}$

Memory map:

RAM — 0000$_{16}$ SFR area; 0040$_{16}$ LCD display RAM area; 004C$_{16}$; 0100$_{16}$; XXXX$_{16}$ (Zero page) — Reserved area — 0840$_{16}$ Not used — 0FE0$_{16}$ SFR area — 1000$_{16}$

ROM — YYYY$_{16}$ Reserved ROM area (128 bytes); ZZZZ$_{16}$; FF00$_{16}$; FFDC$_{16}$ Interrupt vector area; FFFE$_{16}$ Reserved ROM area; FFFF$_{16}$ (Special page)

Fig. 8 Memory map diagram

Address	Register
0000₁₆	Port P0 (P0)
0001₁₆	Port P0 direction register (P0D)
0002₁₆	Port P1 (P1)
0003₁₆	Port P1 direction register (P1D)
0004₁₆	Port P2 (P2)
0005₁₆	Port P2 direction register (P2D)
0006₁₆	Port P3 (P3)
0007₁₆	Port P3 direction register (P3D)
0008₁₆	Port P4 (P4)
0009₁₆	Port P4 direction register (P4D)
000A₁₆	Port P5 (P5)
000B₁₆	Port P5 direction register (P5D)
000C₁₆	Port P6 (P6)
000D₁₆	Port P6 direction register (P6D)
000E₁₆	
000F₁₆	
0010₁₆	
0011₁₆	
0012₁₆	
0013₁₆	
0014₁₆	
0015₁₆	
0016₁₆	
0017₁₆	
0018₁₆	Clock output control register (CKOUT)
0019₁₆	A-D control register (ADCON)
001A₁₆	A-D conversion register (low-order) (ADL)
001B₁₆	A-D conversion register (high-order) (ADH)
001C₁₆	Transmit/receive buffer register 1 (TB1/RB1)
001D₁₆	Serial I/O1 status register (SIO1STS)
001E₁₆	Transmit/receive buffer register 2 (TB2/RB2)
001F₁₆	Serial I/O2 status register (SIO2STS)
0FE0₁₆	Serial I/O1 control register (SIO1CON)
0FE1₁₆	UART1 control register (UART1CON)
0FE2₁₆	Baudrate generator 1 (BRG1)
0FE3₁₆	Serial I/O2 control register (SIO2CON)
0FE4₁₆	UART2 control register (UART2CON)
0FE5₁₆	Baudrate generator 2 (BRG2)
0FE6₁₆	
0FE7₁₆	
0FE8₁₆	
0FE9₁₆	
0FEA₁₆	
0FEB₁₆	
0FEC₁₆	
0FED₁₆	
0FEE₁₆	
0FEF₁₆	

Address	Register
0020₁₆	Timer 1 (T1)
0021₁₆	Timer 2 (T2)
0022₁₆	Timer 3 (T3)
0023₁₆	Timer 4 (T4)
0024₁₆	PWM01 register (PWM01)
0025₁₆	Timer 12 mode register (T12M)
0026₁₆	Timer 34 mode register (T34M)
0027₁₆	
0028₁₆	Compare register (low-order) (COMPL)
0029₁₆	Compare register (high-order) (COMPH)
002A₁₆	Timer X (low-order) (TXL)
002B₁₆	Timer X (high-order) (TXH)
002C₁₆	Timer X (extension) (TXEX)
002D₁₆	Timer Y (low-order) (TYL)
002E₁₆	Timer Y (high-order) (TYH)
002F₁₆	Timer X mode register (TXM)
0030₁₆	Timer Y mode register (TYM)
0031₁₆	
0032₁₆	
0033₁₆	
0034₁₆	
0035₁₆	
0036₁₆	
0037₁₆	Watchdog timer control register (WDTCON)
0038₁₆	LCD power control register (VLCON)
0039₁₆	LCD mode register (LM)
003A₁₆	Interrupt edge selection register (INTEDGE)
003B₁₆	CPU mode register (CPUM)
003C₁₆	Interrupt request register 1 (IREQ1)
003D₁₆	Interrupt request register 2 (IREQ2)
003E₁₆	Interrupt control register 1 (ICON1)
003F₁₆	Interrupt control register 2 (ICON2)
0FF0₁₆	Oscillation output control register (OSCOUT)
0FF1₁₆	PULL register (PULL)
0FF2₁₆	Key input control register (KIC)
0FF3₁₆	Timer 1234 mode register (T1234M)
0FF4₁₆	Timer X control register (TXCON)
0FF5₁₆	Timer 12 frequency division selection register (PRE12)
0FF6₁₆	Timer 34 frequency division selection register (PRE34)
0FF7₁₆	Timer XY frequency division selection register (PREXY)
0FF8₁₆	Segment output disable register 0 (SEG0)
0FF9₁₆	Segment output disable register 1 (SEG1)
0FFA₁₆	Segment output disable register 2 (SEG2)
0FFB₁₆	Timer Y mode register 2 (TYM2)
0FFC₁₆	
0FFD₁₆	
0FFE₁₆	Flash memory control register (FMCR)
0FFF₁₆	Reserved area (access disabled)

Fig. 9 Memory map of special function register (SFR)

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

I/O PORTS
Direction Registers

The I/O ports P0–P6 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit of the direction register, the corresponding pin becomes an input pin. As for ports P0–P2, when "1" is written to the bit of the direction register and the segment output disable register, the corresponding pin becomes an output pin. As for ports P3–P6, when "1" is written to the bit of the direction register, the corresponding pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Pull-up Control

Each individual bit of ports P0–P2 can be pulled up with a program by setting direction registers and segment output disable registers 0 to 2 (addresses 0FF8₁₆ to 0FFA₁₆).

The pin is pulled up by setting "0" to the direction register and "1" to the segment output disable register.

By setting the PULL register (address 0FF1₁₆), ports P3–P6 can control pull-up with a program.

However, the contents of PULL register do not affect ports programmed as the output ports.

Segment output disable register / Direction register	"0"	"1"	
"0"	Input port No pull-up	Input port Pull-up	← Initial state
"1"	Segment output	Port output	

Fig. 10 Structure of ports P0 to P2

b7 ____ b0 PULL register
(PULL : address 0FF1₁₆)
- P3₀–P3₃ pull-up
- P3₄–P3₇ pull-up
- P4₀–P4₃ pull-up
- P4₄–P4₇ pull-up
- P5₀–P5₃ pull-up
- P5₄–P5₇ pull-up
- P6₀–P6₂ pull-up
- Not used (return "0" when read)

0: No pull-up
1: Pull-up

b7 ____ b0 Segment output disable register 0
(SEG0 : address 0FF8₁₆)
- P0₀ pull-up
- P0₁ pull-up
- P0₂ pull-up
- P0₃ pull-up
- P0₄ pull-up
- P0₅ pull-up
- P0₆ pull-up
- P0₇ pull-up

b7 ____ b0 Segment output disable register 1
(SEG1 : address 0FF9₁₆)
- P1₀ pull-up
- P1₁ pull-up
- P1₂ pull-up
- P1₃ pull-up
- P1₄ pull-up
- P1₅ pull-up
- P1₆ pull-up
- P1₇ pull-up

b7 ____ b0 Segment output disable register 2
(SEG2 : address 0FFA₁₆)
- P2₀ pull-up
- P2₁ pull-up
- P2₂ pull-up
- P2₃ pull-up
- P2₄ pull-up
- P2₅ pull-up
- P2₆ pull-up
- P2₇ pull-up

0: No pull-up
1: Pull-up

Notes 1: The PULL register and segment output disable register affect only ports programmed as the input ports.
2: When the VL pin input selection bit (VLSEL) of the LCD power control register (address 0038₁₆) is "1", settings of P2₆ and P2₇ are invalid.

Fig. 11 Structure of PULL register and segment output disable register

RENESAS
Renesas Technology Corp.

Table 6 List of I/O port function

| Pin	Name	Input/Output	I/O format	Non-port function		Related SFRs	Ref. No.
P0$_0$/SEG$_0$ – P0$_3$/SEG$_3$	Port P0	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	LCD segment output	Key input (key-on wakeup) interrupt input	Segment output disable register 1	(1)
P0$_4$/SEG$_4$ – P0$_7$/SEG$_7$							(2)
P1$_0$/SEG$_8$ – P1$_7$/SEG$_{15}$	Port P1	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output			Segment output disable register 2	
P2$_0$/SEG$_{16}$ – P2$_5$/SEG$_{21}$	Port P2	Input/Output, individual bits	CMOS compatible input level			Segment output disable register 3	
P2$_6$/SEG$_{22}$/V$_{L1}$ P2$_7$/SEG$_{23}$/V$_{L2}$			CMOS 3-state output		LCD power input		
P3$_0$/$\overline{\text{SRDY}}_2$ P3$_1$/S$_{CLK2}$ P3$_2$/TxD$_2$ P3$_3$/RxD$_2$	Port P3	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Serial I/O2 function I/O		PULL register Serial I/O2 control register Serial I/O2 status register UART2 control register	(3) (4) (5) (6)
P3$_4$/INT$_2$				External interrupt input		PULL register Interrupt edge selection register	(7)
P3$_5$/T$_{XOUT}$ P3$_6$/T$_{2OUT}$/φ				Timer X output Timer 2 output		PULL register Timer X mode register Timer 12 mode register	(8) (9)
P3$_7$/CNTR$_0$				Timer X function input		PULL register Timer X mode register	(7)
P4$_0$/O$_{OUT0}$/AN$_0$ P4$_1$/O$_{OUT1}$/AN$_1$	Port P4	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	A-D conversion input	Oscillation external output	PULL register A-D control register	(11)
P4$_2$/AN$_2$– P4$_5$/AN$_5$							(10)
P4$_6$/RTP$_0$/AN$_6$ P4$_7$/RTP$_1$/AN$_7$					Real time port function output	PULL register A-D control register Timer Y mode register	(11)
P5$_0$/INT$_0$ P5$_1$/INT$_1$	Port P5	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	External interrupt input		PULL register Interrupt edge selection register	(7)
P5$_2$/T$_{3OUT}$/PWM$_0$ P5$_3$/T$_{4OUT}$/PWM$_1$				Timer 3 output Timer 4 output PWM output		PULL register Timer 12 mode register	(9)
P5$_4$/RxD$_1$ P5$_5$/TxD$_1$ P5$_6$/S$_{CLK1}$ P5$_7$/$\overline{\text{SRDY}}_1$				Serial I/O1 function I/O	Key input (key-on wakeup) interrupt input	PULL register Serial I/O1 control register Serial I/O1 status register UART1 control register	(12) (13) (14) (15)
P6$_0$/CNTR$_1$	Port P6	Input/Output, individual bits	CMOS compatible input level	Timer Y function input		PULL register Timer Y mode register	(7)
P6$_1$/X$_{CIN}$			CMOS 3-state output	Sub-clock oscillation circuit		PULL register	(16)
P6$_2$/X$_{COUT}$						CPU mode register	(17)
COM$_0$–COM$_3$	Common	Output	LCD common output			LCD mode register	(18)

Notes 1: For details of how to use double/triple function ports as function I/O ports, refer to the applicable sections.
    2: Make sure that the input level at each pin is either 0 V or V$_{CC}$ during execution of the STP instruction.
   When an input level is at an intermediate potential, a current will flow from V$_{CC}$ to V$_{SS}$ through the input-stage gate.

(1) Ports P0₀–P0₃

(2) Ports P0₄–P0₇, P1, P2

(3) Port P3₀

(4) Port P3₁

(5) Port P3₂

(6) Port P3₃

Fig. 12 Port block diagram (1)

(7) Ports P3$_4$, P3$_7$, P5$_0$, P5$_1$, P6$_0$

(8) Port P3$_5$

(9) Ports P3$_6$, P5$_2$, P5$_3$

(10) Ports P4$_2$–P4$_5$

(11) Ports P4$_0$, P4$_1$, P4$_6$, P4$_7$

(12) Port P5$_4$

(13) Port P5$_5$

(14) Port P5$_6$

Fig. 13 Port block diagram (2)

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

(15) Port P5₇

(16) Port P6₁

(17) Port P6₂

(17) COM0–COM3

Gate input signal of each gate depends on the duty ratio and bias values.

Fig. 14 Port block diagram (3)

INTERRUPTS

Interrupts occur by nineteen sources: six external, twelve internal, and one software.

Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time the interrupt with highest priority is accepted first.

Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The processing being executed is stopped.
2. The contents of the program counter and processor status register are automatically pushed onto the stack.
3. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
4. The interrupt jump destination address is read from the vector table into the program counter.

■ Notes on Interrupts

When the active edge of an external interrupt (INT0 – INT2, CNTR0 or CNTR1) is set or an interrupt source where several interrupt source is assigned to the same vector address is switched, the corresponding interrupt request bit may also be set. Therefore, take following sequence:

(1) Disable the interrupt.
(2) Set the interrupt edge selection register (Timer X control register for CNTR0, Timer Y mode register for CNTR1).
(3) Clear the set interrupt request bit to "0."
(4) Enable the interrupt.

Table 7 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset **(Note 2)**	1	FFFD$_{16}$	FFFC$_{16}$	At reset	Non-maskable
INT0	2	FFFB$_{16}$	FFFA$_{16}$	At detection of either rising or falling edge of INT0 input	External interrupt (active edge selectable)
INT1	3	FFF9$_{16}$	FFF8$_{16}$	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
INT2	4	FFF7$_{16}$	FFF6$_{16}$	At detection of either rising or falling edge of INT2 input	Valid when INT2 interrupt is selected External interrupt (active edge selectable)
Key input (key-on wakeup)				At falling of ports P0$_0$–P0$_3$, P5$_4$–P5$_7$ input logical level AND	Valid when key input interrupt is selected External interrupt (falling valid)
Serial I/O1 receive	5	FFF5$_{16}$	FFF4$_{16}$	At completion of serial I/O1 data receive	Valid only when serial I/O1 is selected
Serial I/O1 transmit	6	FFF3$_{16}$	FFF2$_{16}$	At completion of serial I/O1 transmit shift or transmit buffer is empty	Valid only when serial I/O1 is selected
Serial I/O2 receive	7	FFF1$_{16}$	FFF0$_{16}$	At completion of serial I/O2 data receive	Valid only when serial I/O2 is selected
Serial I/O2 transmit	8	FFEF$_{16}$	FFEE$_{16}$	At completion of serial I/O2 transmit shift or transmit buffer is empty	Valid only when serial I/O2 is selected
Timer X	9	FFED$_{16}$	FFEC$_{16}$	At timer X underflow	
Timer 1	10	FFEB$_{16}$	FFEA$_{16}$	At timer 1 underflow	Valid only when timer 1 interrupt is selected
Timer 2	11	FFE9$_{16}$	FFE8$_{16}$	At timer 2 underflow	Valid only when timer 2 interrupt is selected
Timer 3	12	FFE7$_{16}$	FFE6$_{16}$	At timer 3 underflow	
Timer 4	13	FFE5$_{16}$	FFE4$_{16}$	At timer 4 underflow	
CNTR0	14	FFE3$_{16}$	FFE2$_{16}$	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)
Timer Y	15	FFE1$_{16}$	FFE0$_{16}$	At timer Y underflow	
CNTR1				At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
A-D conversion	16	FFDF$_{16}$	FFDE$_{16}$	At completion of A-D conversion	Valid when A-D conversion interrupt is selected
BRK instruction	17	FFDD$_{16}$	FFDC$_{16}$	At BRK instruction execution	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.
   2: Reset function in the same way as an interrupt with the highest priority.

Fig. 15 Interrupt control

Fig. 16 Structure of interrupt-related registers

RENESAS
Renesas Technology Corp.

Key Input Interrupt (Key-on Wake-Up)

A key input interrupt request is generated by detecting the falling edge from any pin of ports P0₀–P0₃, P5₄–P5₇ that have been set to input mode. In other words, it is generated when AND of input level goes from "1" to "0". An example of using a key input interrupt is shown in Figure 17, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P5₄–P5₇.

Fig. 17 Connection example when using key input interrupt and ports P0 and P5 block diagram

A key input interrupt is controlled by the key input control register and port direction registers. When the key input interrupt is enabled, set "1" to the key input control register. A key input of any pin of ports P0$_0$–P0$_3$, P5$_4$–P5$_7$ that have been set to input mode is accepted.

Fig. 18 Structure of key input control register

RENESAS
Renesas Technology Corp.

TIMERS
8-Bit Timer

The 38C2 group has four built-in timers : Timer 1, Timer 2, Timer 3, and Timer 4.

Each timer has the 8-bit timer latch. All timers are down-counters. When the timer reaches "00₁₆," the contents of the timer latch is reloaded into the timer with the next count pulse. In this mode, the interrupt request bit corresponding to that timer is set to "1."

The count can be stopped by setting the stop bit of each timer to "1."

● Frequency Divider For Timer

Timer 1, timer 2, timer 3 and timer 4 have the frequency divider for the count source. The count source of the frequency divider is switched to X$_{IN}$ or X$_{CIN}$ by the CPU mode register. The frequency divider is controlled by the 3-bit register. The division ratio can be selected from as follows;

1/1, 1/2, 1/16, 1/32, 1/64, 1/128, 1/256, 1/1024 of f(X$_{IN}$) or f(X$_{CIN}$).

● Timer 1, Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When f(X$_{CIN}$) is selected as the count source, counting can be performed regardless of X$_{CIN}$ oscillation. However, when X$_{CIN}$ is stopped, the external pulse input from X$_{CIN}$ pin is counted. Also, by the timer 12 mode register, each time timer 2 underflows, the signal of which polarity is inverted can be output from P3₆/T2$_{OUT}$ pin.

At reset, all bits of the timer 12 mode register are cleared to "0," timer 1 is set to "FF₁₆," and timer 2 is set to "01₁₆."

When executing the STP instruction, previously set the wait time at return.

● Timer 3, Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register. Also, by the timer 34 mode register, each time timer 3 or timer 4 underflows, the signal of which polarity is inverted can be output from P5₂/T3$_{OUT}$ pin or P5₃/T4$_{OUT}$ pin.

● Timer 3 PWM0 Mode, Timer 4 PWM1 Mode

A PWM rectangular waveform corresponding to the 10-bit accuracy can be output from the P5₂/PWM0 pin and P5₃/PWM1 pin by setting the timer 34 mode register and PWM01 register (refer to Figure 21).

The "n" is the value set in the timer 3 (address 0022₁₆) or the timer 4 (address 0023₁₆). The "ts" is one period of timer 3 or timer 4 count source.

One output pulse is the short interval. Four output pulses are the long interval. "H" width of the short interval is obtained by n ✕ ts. However, in the long interval, "H" width of output pulse is extended for ts which is set by the PWM01 register (address 0024₁₆).

● Writing to Timer 2, Timer 3, Timer 4

When writing to the latch only, if the write timing to the reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the reload latch.

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

b7 b0
Timer 12 mode register
(T12M: address 0025₁₆)

Timer 1 count stop bit
0 : Count operation
1 : Count stop
Timer 2 count stop bit
0 : Count operation
1 : Count stop
Timer 1 count source selection bits
b3 b2
 0 0 : Frequency divider for Timer 1
 0 1 : f(X$_{CIN}$)
 1 0 : Underflow of Timer Y
 1 1 : Not available
Timer 2 count source selection bits
b5 b4
 0 0 : Underflow of Timer 1
 0 1 : f(X$_{CIN}$)
 1 0 : Frequency divider for Timer 2
 1 1 : Not available
Timer 2 output selection bit (P3₆)
0 : I/O port
1 : Timer 2 output
T2$_{OUT}$ output edge switch bit
0 : Start at "L" output
1 : Start at "H" output

b7 b0
PWM01 register
(PWM01: address 0024₁₆)

PWM0 set bits
b1 b0
 0 0 : No extended
 0 1 : Extended once in four periods
 1 0 : Extended twice in four periods
 1 1 : Extended three times in four periods
PWM1 set bits
b3 b2
 0 0 : No extended
 0 1 : Extended once in four periods
 1 0 : Extended twice in four periods
 1 1 : Extended three times in four periods
Not used (returns "0" when read)

b7 b0
Timer 34 mode register
(T34M: address 0026₁₆)

Timer 3 count stop bit
0 : Count operation
1 : Count stop
Timer 4 count stop bit
0 : Count operation
1 : Count stop
Timer 3 count source selection bit
0 : Frequency divider for Timer 3
1 : Underflow of Timer 2
Timer 4 count source selection bits
b4 b3
 0 0 : Frequency divider for Timer 4
 0 1 : Underflow of Timer 3
 1 0 : Underflow of Timer 2
 1 1 : Not available
Timer 3 operating mode selection bit
0 : Timer mode
1 : PWM mode
Timer 4 operating mode selection bit
0 : Timer mode
1 : PWM mode
Not used (returns "0" when read)

b7 b0
Timer 12 frequency division selection register
(PRE12: address 0FF5₁₆)

Timer 1 frequency division selection bits
b2 b1 b0
 0 0 0 : 1/16 × f(X$_{IN}$) or 1/16 × f(X$_{CIN}$)
 0 0 1 : 1/1 × f(X$_{IN}$) or 1/1 × f(X$_{CIN}$)
 0 1 0 : 1/2 × f(X$_{IN}$) or 1/2 × f(X$_{CIN}$)
 0 1 1 : 1/32 × f(X$_{IN}$) or 1/32 × f(X$_{CIN}$)
 1 0 0 : 1/64 × f(X$_{IN}$) or 1/64 × f(X$_{CIN}$)
 1 0 1 : 1/128 × f(X$_{IN}$) or 1/128 × f(X$_{CIN}$)
 1 1 0 : 1/256 × f(X$_{IN}$) or 1/256 × f(X$_{CIN}$)
 1 1 1 : 1/1024 × f(X$_{IN}$) or 1/1024 × f(X$_{CIN}$)
Timer 2 frequency division selection bits
b5 b4 b3
 0 0 0 : 1/16 × f(X$_{IN}$) or 1/16 × f(X$_{CIN}$)
 0 0 1 : 1/1 × f(X$_{IN}$) or 1/1 × f(X$_{CIN}$)
 0 1 0 : 1/2 × f(X$_{IN}$) or 1/2 × f(X$_{CIN}$)
 0 1 1 : 1/32 × f(X$_{IN}$) or 1/32 × f(X$_{CIN}$)
 1 0 0 : 1/64 × f(X$_{IN}$) or 1/64 × f(X$_{CIN}$)
 1 0 1 : 1/128 × f(X$_{IN}$) or 1/128 × f(X$_{CIN}$)
 1 1 0 : 1/256 × f(X$_{IN}$) or 1/256 × f(X$_{CIN}$)
 1 1 1 : 1/1024 × f(X$_{IN}$) or 1/1024 × f(X$_{CIN}$)
Not used (returns "0" when read)

b7 b0
Timer 1234 mode register
(T1234M: address 0FF3₁₆)

T3$_{OUT}$ output edge switch bit
0 : Start at "L" output
1 : Start at "H" output
T4$_{OUT}$ output edge switch bit
0 : Start at "L" output
1 : Start at "H" output
Timer 3 output selection bit (P5₂)
0 : I/O port
1 : Timer 3 output
Timer 4 output selection bit (P5₃)
0 : I/O port
1 : Timer 4 output
Timer 2 write control bit
0 : Write data to both timer latch and timer
1 : Write data to timer latch only
Timer 3 write control bit
0 : Write data to both timer latch and timer
1 : Write data to timer latch only
Timer 4 write control bit
0 : Write data to both timer latch and timer
1 : Write data to timer latch only
Not used (returns "0" when read)

b7 b0
Timer 34 frequency division selection register
(PRE34: address 0FF6₁₆)

Timer 3 frequency division selection bits
b2 b1 b0
 0 0 0 : 1/16 × f(X$_{IN}$) or 1/16 × f(X$_{CIN}$)
 0 0 1 : 1/1 × f(X$_{IN}$) or 1/1 × f(X$_{CIN}$)
 0 1 0 : 1/2 × f(X$_{IN}$) or 1/2 × f(X$_{CIN}$)
 0 1 1 : 1/32 × f(X$_{IN}$) or 1/32 × f(X$_{CIN}$)
 1 0 0 : 1/64 × f(X$_{IN}$) or 1/64 × f(X$_{CIN}$)
 1 0 1 : 1/128 × f(X$_{IN}$) or 1/128 × f(X$_{CIN}$)
 1 1 0 : 1/256 × f(X$_{IN}$) or 1/256 × f(X$_{CIN}$)
 1 1 1 : 1/1024 × f(X$_{IN}$) or 1/1024 × f(X$_{CIN}$)
Timer 4 frequency division selection bits
b5 b4 b3
 0 0 0 : 1/16 × f(X$_{IN}$) or 1/16 × f(X$_{CIN}$)
 0 0 1 : 1/1 × f(X$_{IN}$) or 1/1 × f(X$_{CIN}$)
 0 1 0 : 1/2 × f(X$_{IN}$) or 1/2 × f(X$_{CIN}$)
 0 1 1 : 1/32 × f(X$_{IN}$) or 1/32 × f(X$_{CIN}$)
 1 0 0 : 1/64 × f(X$_{IN}$) or 1/64 × f(X$_{CIN}$)
 1 0 1 : 1/128 × f(X$_{IN}$) or 1/128 × f(X$_{CIN}$)
 1 1 0 : 1/256 × f(X$_{IN}$) or 1/256 × f(X$_{CIN}$)
 1 1 1 : 1/1024 × f(X$_{IN}$) or 1/1024 × f(X$_{CIN}$)
Not used (returns "0" when read)

Fig. 19 Structure of timer related register

RENESAS
Renesas Technology Corp.

Fig. 20 Block diagram of timers 1, 2, 3 and 4

Fig. 21 Waveform of PWM01

16-bit Timer

● Frequency Divider For Timer

Each timer X and timer Y have the frequency dividers for the count source. The count source of the frequency divider is switched to X_{IN} or X_{CIN} by the CPU mode register. The division ratio of each timer can be controlled by the 3-bit register. The division ratio can be selected from as follows;

1/1, 1/2, 1/16, 1/32, 1/64, 1/128, 1/256, 1/1024 of $f(X_{IN})$ or $f(X_{CIN})$.

● Timer X

The timer X count source can be selected by setting the timer X mode register. When $f(X_{CIN})$ is selected as the count source, counting can be performed regardless of X_{CIN} oscillation. However, when X_{CIN} is stopped, the external pulse input from X_{CIN} pin is counted.

The timer X operates as down-count. When the timer contents reach "0000_{16}", an underflow occurs at the next count pulse and the timer latch contents are reloaded. After that, the timer continues countdown. When the timer underflows, the interrupt request bit corresponding to the timer X is set to "1".

Six operating modes can be selected for timer X by the timer X mode register and timer X control register.

(1) Timer Mode

The count source can be selected by setting the timer X mode register. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension).

(2) Pulse Output Mode

Pulses of which polarity is inverted each time the timer underflows are output from the T_{XOUT} pin. Except for that, this mode operates just as in the timer mode.

When using this mode, set the port sharing the T_{XOUT} pin to output mode.

(3) IGBT Output Mode

After dummy output from the T_{XOUT} pin, count starts with the INT_0 pin input as a trigger. In the case that the timer X output edge switch bit is "0", when the trigger is detected or the timer X underflows, "H" is output from the T_{XOUT} pin. When the count value corresponds with the compare register value, the T_{XOUT} output becomes "L".

After noise is cleared by noise filters, judging continuous 4-time same levels with sampling clocks to be signals, the INT_0 signal can use 4 types of delay time by a delay circuit.

When using this mode, set the port sharing the INT_0 pin to input mode and set the port sharing the T_{XOUT} pin to output mode.

When the timer X output control bit 1 or 2 of the timer X control register is set to "1", the timer X count stop bit is fixed to "1" forcibly by the interrupt signal of INT_1 or INT_2. And then, by stopping the timer X counting, the T_{XOUT} output can be fixed to the signal output at that time.

Do not write "1" to the timer X register (extension) when using the IGBT output mode.

(4) PWM Mode

IGBT dummy output, an external trigger with the INT_0 pin and output control with pins INT_1 and INT_2 are not used. Except for those, this mode operates just as in the IGBT output mode.

The period of PWM waveform is specified by the timer X set value. In the case that the timer X output edge switch bit is "0", the "H" interval is specified by the compare register set value.

When using this mode, set the port sharing the T_{XOUT} pin to output mode.

Do not write "1" to the timer X register (extension) when using the PWM mode.

RENESAS
RenesasTechnology Corp.

When the Timer X setting value = n and the compare register setting value = m,
the following PWM waveform is output;
Duty : (n-m+1)/(n+1)
Period : (n+1) ✕ ts (ts: period of timer X count source)

Fig. 22 Waveform of PWM/IGBT

(5) Event Counter Mode

The timer counts signals input through the CNTR0 pin. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension). When using this mode, set the port sharing the CNTR0 pin to input mode.

In this mode, the window control can be performed by the timer 1 underflow. When the bit 5 (data for control of event counter window) of the timer X mode register is set to "1", counting is stopped at the next timer 1 underflow. When the bit is set to "0", counting is restarted at the next timer 1 underflow.

(6) Pulse Width Measurement Mode

In this mode, the count source is the output of frequency divider for timer. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension). When the bit 6 of the CNTR0 active edge switch bits is "0", counting is executed during the "H" interval of CNTR0 pin input. When the bit is "1", counting is executed during the "L" interval of CNTR0 pin input. When using this mode, set the port sharing the CNTR0 pin to input mode.

■ Notes on Timer X
(1) Write Order to Timer X

• In the timer mode, pulse output mode, event counter mode and pulse width measurement mode, write to the following registers in the order as shown below;
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
Do not write to only one of them.
When the above mode is set and timer X operates as the 16-bit counter, if the timer X register (extension) is never set after reset is released, setting the timer X register (extension) is not required. In this case, write the timer X register (low-order) first and the timer X register (high-order). However, once writing to the timer X register is executed, note that the value is retained to the reload latch.

• In the IGBT and PWM modes, do not write "1" to the timer X register (extension). Also, when "1" is already written to the timer X register, be sure to write "0" to the register before using.
Write to the following registers in the order as shown below;
the compare register (high- and low-order),
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
It is possible to use whichever order to write to the compare register (high- and low-order). However, write both the compare register and the timer X register at the same time.

(2) Read Order to Timer X

• In all modes, read the following registers in the order as shown below;
the timer X register (extension),
the timer X register (high-order),
the timer X register (low-order).
When reading the timer X register (extension) is not required, read the timer X register (high-order) first and the timer X register (low-order).
Read order to the compare register is not specified.

• If reading to the timer X register during write operation or writing to it during read operation is performed, normal operation will not be performed.

(3) Write to Timer X

• When writing a value to the timer X address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. Normally, when writing a value to the timer X address, the value is set into the timer and the timer latch at the same time, because they are written at the same time.
When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.

• Do not switch the timer count source during timer count operation. Stop the timer count before switching it.

(4) Set of Timer X Mode Register

Set the write control bit of the timer X mode register to "1" (write to the latch only) when setting the IGBT output and PWM modes. Output waveform simultaneously reflects the contents of both registers at the next underflow after writing to the timer X register (high-order).

(5) Output Control Function of Timer X

When using the output control function (INT1 and INT2) in the IGBT output mode, set the levels of INT1 and INT2 to "H" in the falling edge active or to "L" in the rising edge active before switching to the IGBT output mode.

(6) Note on Switch of CNTR0 Active Edge

• When the CNTR0 active edge switch bits are set, at the same time, the interrupt active edge is also affected.
• When the pulse width is measured, set the bit 7 of the CNTR0 active edge switch bits to "0".

Timer Y

Timer Y is a 16-bit timer.

The timer Y count source can be selected by setting the timer Y mode register. When $f(X_{CIN})$ is selected as the count source, counting can be performed regardless of X_{CIN} oscillation. However, when X_{CIN} is stopped, the external pulse input from X_{CIN} pin is counted.

Four operating modes can be selected for timer Y by the timer Y mode register. Also, the real time port can be controlled.

(1) Timer Mode

The timer Y count source can be selected by setting the timer Y mode register.

(2) Period Measurement Mode

The interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting. Except for that, this mode operates just as in the timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input is retained until the timer Y is read once after the reload.

The rising/falling timing of CNTR1 pin input is found by CNTR1 interrupt. When using this mode, set the port sharing the CNTR1 pin to input mode.

(3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.

Except for that, this mode operates just as in the timer mode.

When using this mode, set the port sharing the CNTR1 pin to input mode.

(4) Pulse Width HL Continuously Measurement Mode

The interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for that, this mode operates just as in the period measurement mode. When using this mode, set the port sharing the CNTR1 pin to input mode.

■ Notes on Timer Y
● CNTR1 Interrupt Active Edge Selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.

● Timer Y Read/Write Control

• When reading from/writing to timer Y, read from/write to both the high-order and low-order bytes of timer Y. When the value is read, read the high-order bytes first and the low-order bytes next. When the value is written, write the low-order bytes first and the high-order bytes next.

If reading from the timer Y register during write operation or writing to it during read operation is performed, normal operation will not be performed.

• When writing a value to the timer Y address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. Normally, when writing a value to the timer Y address, the value is set into the timer and the timer latch at the same time, because they are set to write at the same time.

When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.

• Do not switch the timer count source during timer count operation. Stop the timer count before switching it.

● Real Time Port Control

When the real time port function is valid, data for the real time port is output from ports P47 and P46 each time the timer Y underflows. (However, if the real time port control bit is changed from "0" to "1" after the data for real time port is set, data is output independent of the timer Y operation.) When the data for the real time port is changed while the real time port function is valid, the changed data is output at the next underflow of timer Y. Before using this function, set the corresponding port direction registers to output mode.

Timer X mode register
(TXM: address $002F_{16}$)

Timer X operating mode bits
b2 b1 b0
0 0 0 : Timer mode
0 0 1 : Pulse output mode
0 1 0 : IGBT output mode
0 1 1 : PWM mode
1 0 0 : Event counter mode
1 0 1 : Pulse width measurement mode
Timer X write control bit
0 : Write data to both timer latch and timer
1 : Write data to timer latch only
Timer X count source selection bit
0 : Frequency divider output
1 : $f(X_{CIN})$
Data for control of event counter window
0 : Event count enabled
1 : Event count disabled
Timer X count stop bit
0 : Count operation
1 : Count stop
Timer X output selection bit (P3₅)
0 : I/O port
1 : Timer X output

Timer Y mode register
(TYM: address 0030_{16})

Real time port control bit
0 : Real time port function invalid
1 : Real time port functin valid
P4₆ data for real time port
P4₇ data for real time port
Timer Y count source selection bit
0 : Frequency divider output
1 : $f(X_{CIN})$
Timer Y operating mode bits
b5 b4
0 0 : Timer mode
0 1 : Period measurement mode
1 0 : Event counter mode
1 1 : Pulse width HL continuous measurement mode
CNTR₁ active edge switch bit
0 : Count at rising edge in event counter mode
Measure falling period in period measurement mode
Falling edge active for CNTR₁ interrupt
1 : Count at falling edge in event counter mode
Measure rising period in period measurement mode
Rising edge active for CNTR₁ interrupt
Timer Y count stop bit
0 : Count operation
1 : Count stop

Timer Y mode register 2
(TYM2: address $0FFB_{16}$)

Timer Y write control bit
0 : Write data to both timer latch and timer
1 : Write data to timer latch only
Not used (returns "0" when read)

Timer X control register
(TXCON: address $0FF4_{16}$)

Noise filter sampling clock selection bit
0 : $f(X_{IN})/2$
1 : $f(X_{IN})/4$
External trigger delay time selection bits
b2 b1
0 0 : Not delayed
0 1 : $(4/f(X_{IN}))$ μs
1 0 : $(8/f(X_{IN}))$ μs
1 1 : $(16/f(X_{IN}))$ μs
Timer X output control bit 1 (P5₁)
0 : Not used
1 : INT₁ interrupt used
Timer X output control bit 2 (P3₄)
0 : Not used
1 : INT₂ interrupt used
Timer X output edge switch bit
0 : Start at "L" output
1 : Start at "H" output
CNTR₀ active edge switch bits
b7 b6
0 0 : Count at rising edge in event counter mode
Falling edge active for CNTR₀ interrupt
Measure "H" pulse width in pulse width measurement mode
0 1 : Count at falling edge in event counter mode
Rising edge active for CNTR₀ interrupt
Measure "L" pulse width in pulse width measurement mode
1 0 : Count at both edges in event counter mode
Both edges active for CNTR₀ interrupt
1 1 : Count at both edges in event counter mode
Both edges active for CNTR₀ interrupt

Timer XY frequency division selection register
(PREXY: address $0FF7_{16}$)

Timer X frequency division selection bits
b2 b1 b0
0 0 0 : $1/16 \times f(X_{IN})$ or $1/16 \times f(X_{CIN})$
0 0 1 : $1/1 \times f(X_{IN})$ or $1/1 \times f(X_{CIN})$
0 1 0 : $1/2 \times f(X_{IN})$ or $1/2 \times f(X_{CIN})$
0 1 1 : $1/32 \times f(X_{IN})$ or $1/32 \times f(X_{CIN})$
1 0 0 : $1/64 \times f(X_{IN})$ or $1/64 \times f(X_{CIN})$
1 0 1 : $1/128 \times f(X_{IN})$ or $1/128 \times f(X_{CIN})$
1 1 0 : $1/256 \times f(X_{IN})$ or $1/256 \times f(X_{CIN})$
1 1 1 : $1/1024 \times f(X_{IN})$ or $1/1024 \times f(X_{CIN})$
Timer Y frequency division selection bits
b5 b4 b3
0 0 0 : $1/16 \times f(X_{IN})$ or $1/16 \times f(X_{CIN})$
0 0 1 : $1/1 \times f(X_{IN})$ or $1/1 \times f(X_{CIN})$
0 1 0 : $1/2 \times f(X_{IN})$ or $1/2 \times f(X_{CIN})$
0 1 1 : $1/32 \times f(X_{IN})$ or $1/32 \times f(X_{CIN})$
1 0 0 : $1/64 \times f(X_{IN})$ or $1/64 \times f(X_{CIN})$
1 0 1 : $1/128 \times f(X_{IN})$ or $1/128 \times f(X_{CIN})$
1 1 0 : $1/256 \times f(X_{IN})$ or $1/256 \times f(X_{CIN})$
1 1 1 : $1/1024 \times f(X_{IN})$ or $1/1024 \times f(X_{CIN})$
Not used (returns "0" when read)

Fig. 23 Structure of Timer X, Y related registers

Fig. 24 Block diagram of Timer X, Y

SERIAL I/O

The 38C2 group has built-in two 8-bit serial I/O.
Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the serial I/O mode selection bit of the serial I/O control register to "1". For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.

Fig. 25 Block diagram of clock synchronous serial I/O

Notes 1: As the transmit interrupt (TI), which can be selected, either when the transmit buffer has emptied (TBE=1) or after the transmit shift operation has ended (TSC=1), by setting the transmit interrupt source selection bit (TIC) of the serial I/O control register.
2: If data is written to the transmit buffer register when TSC=0, the transmit clock is generated continuously and serial data is output continuously from the TxD pin.
3: The receive interrupt (RI) is set when the receive buffer full flag (RBF) becomes "1" .

Fig. 26 Operation of clock synchronous serial I/O function

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.

Fig. 27 Block diagram of UART serial I/O

Notes 1: Error flag detection occurs at the same time that the RBF flag becomes "1" (at 1st stop bit, during reception).
2: As the transmit interrupt (TI), when either the TBE or TSC flag becomes "1," can be selected to occur depending on the setting of the transmit interrupt source selection bit (TIC) of the serial I/O control register.
3: The receive interrupt (RI) is set when the RBF flag becomes "1."
4: After data is written to the transmit buffer when TSC=1, 0.5 to 1.5 cycles of the data shift cycle is necessary until changing to TSC=0.

Fig. 28 Operation of UART serial I/O function

[Transmit Buffer Register/Receive Buffer Register (TB/RB)]

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O Status Register (SIO1STS, SIO2STS)]

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O Control Register (SIO1CON, SIO2CON)]

The serial I/O control register consists of eight control bits for the serial I/O function.

[UART Control Register (UART1CON, UART2CON)]

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the $P5_5/TxD_1$ [$P3_2/TxD_2$] pin.

[Baud Rate Generator (BRG1, BRG2)]

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by $1/(n + 1)$, where n is the value written to the baud rate generator.

b7   b0

Serial I/O status register
(SIO1STS : address 001D$_{16}$)
[SIO2STS : address 001F$_{16}$]

Transmit buffer empty flag (TBE)
0: Buffer full
1: Buffer empty

Receive buffer full flag (RBF)
0: Buffer empty
1: Buffer full

Transmit shift completion flag (TSC)
0: Transmit shift in progress
1: Transmit shift completed

Overrun error flag (OE)
0: No error
1: Overrun error

Parity error flag (PE)
0: No error
1: Parity error

Framing error flag (FE)
0: No error
1: Framing error

Summing error flag (SE)
0: (OE) U (PE) U (FE)=0
1: (OE) U (PE) U (FE)=1

Not used (returns "1" when read)

b7   b0

Serial I/O control register
(SIO1CON : address 0FE0$_{16}$)
[SIO2CON : address 0FE3$_{16}$]

BRG count source selection bit (CSS)
0: f(X$_{IN}$) (f(X$_{CIN}$) in low-speed mode)
1: f(X$_{IN}$)/4 (f(X$_{CIN}$)/4 in low-speed mode)

Serial I/O synchronous clock selection bit (SCS)
0: BRG output divided by 4 when clock synchronous
   serial I/O is selected.
   BRG output divided by 16 when UART is selected.
1: External clock input when clock synchronous serial
   I/O is selected.
   External clock input divided by 16 when UART is selected.

$\overline{SRDY}$ output enable bit (SRDY)
0: P5$_7$ [P3$_0$] pin operates as ordinary I/O pin
1: P5$_7$ [P3$_0$] pin operates as $\overline{SRDY}$ output pin

Transmit interrupt source selection bit (TIC)
0: Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed

Transmit enable bit (TE)
0: Transmit disabled
1: Transmit enabled

Receive enable bit (RE)
0: Receive disabled
1: Receive enabled

Serial I/O mode selection bit (SIOM)
0: Clock asynchronous (UART) serial I/O
1: Clock synchronous serial I/O

Serial I/O enable bit (SIOE)
0: Serial I/O disabled
   (pins P5$_4$ [P3$_0$] to P5$_7$ [P3$_3$] operate as ordinary I/O pins)
1: Serial I/O enabled
   (pins P5$_4$ [P3$_0$] to P5$_7$ [P3$_3$] operate as serial I/O pins)

b7   b0

UART control register
(UART1CON : address 0FE1$_{16}$)
[UART2CON : address 0FE4$_{16}$]

Character length selection bit (CHAS)
0: 8 bits
1: 7 bits

Parity enable bit (PARE)
0: Parity checking disabled
1: Parity checking enabled

Parity selection bit (PARS)
0: Even parity
1: Odd parity

Stop bit length selection bit (STPS)
0: 1 stop bit
1: 2 stop bits

P5$_5$/TXD$_1$ [P3$_2$/TxD$_2$] P-channel output disable bit (POFF)
0: CMOS output (in output mode)
1: N-channel open drain output (in output mode)

Not used (return "1" when read)

( ) : For Serial I/O1
[ ] : For Serial I/O2

Fig. 29 Structure of serial I/O related registers

A-D CONVERTER

The 38C2 group has a 10-bit A-D converter. The A-D converter performs successive approximation conversion.

[A-D Conversion Register (ADL, ADH)]

One of these registers is a high-order register, and the other is a low-order register. The high-order 8 bits of a conversion result is stored in the A-D conversion register (high-order) (address $001B_{16}$), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the A-D conversion register (low-order) (address $001A_{16}$).

During A-D conversion, do not read these registers.

Also, the connection between the resistor ladder and reference voltage input pin (V_{REF}) can be controlled by the V_{REF} input switch bit (bit 0 of address $001A_{16}$). When "1" is written to this bit, the resistor ladder is always connected to V_{REF}. When "0" is written to this bit, the resistor ladder is disconnected from V_{REF} except during the A-D conversion.

[A-D Control Register (ADCON)]

This register controls A-D converter. Bits 2 to 0 are analog input pin selection bits. Bit 3 is an AD conversion completion bit and "0" during A-D conversion. This bit is set to "1" upon completion of A-D conversion. A-D conversion is started by setting "0" in this bit.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AV_{SS} and V_{REF}, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports $P4_7/AN_7$–$P4_0/AN_0$ and inputs it to the comparator.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD conversion interrupt request bit to "1."

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Therefore, set the A-D clock frequency to 250 kHz or more.

Also, when the STP instruction is executed during the A-D conversion, the A-D conversion is stopped immediately, the A-D conversion completion bit is set to "1", and the interrupt request is generated.

Fig. 30 Structure of A-D control register

Fig. 31 Block diagram of A-D converter

LCD DRIVE CONTROL CIRCUIT

The 38C2 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

• LCD display RAM
• Segment output disable register
• LCD mode register
• Selector
• Timing controller
• Common driver
• Segment driver
• Bias control circuit

A maximum of 24 segment output pins and 4 common output pins can be used.

Up to 96 pixels can be controlled for an LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register, the segment output disable register, and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 8 Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixels
2	48 dots or 8 segment LCD 6 digits
3	72 dots or 8 segment LCD 9 digits
4	96 dots or 8 segment LCD 12 digits

Fig. 32 Structure of LCD related registers

RENESAS
Renesas Technology Corp.

Fig. 33 Block diagram of LCD controller/driver

Bias Control and Applied Voltage to LCD Power Input Pins

When the voltage is applied from the LCD power input pins (V_{L1}–V_{L3}), set the VL pin input selection bit (bit 5 of the LCD power control register) and V_{L3} connection bit (bit 6 of LCD power control register) to "1", apply the voltage value shown in Table 9 according to the bias value. In this case, SEG22 pin and SEG23 pin cannot be used.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table 9 Bias control and applied voltage to V_{L1}–V_{L3}

Bias value	Voltage value
1/3 bias	$V_{L3}=V_{LCD}$ $V_{L2}=2/3\ V_{LCD}$ $V_{L1}=1/3\ V_{LCD}$
1/2 bias	$V_{L3}=V_{LCD}$ $V_{L2}=V_{L1}=1/2\ V_{LCD}$

Note : V_{LCD} is the maximum value of supplied voltage for the LCD panel.

Common Pin and Duty Ratio Control

The common pins (COM0–COM3) to be used are determined by duty ratio. Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register). When reset is released, V_{CC} voltage is output from the common pin.

Table 10 Duty ratio control and common pins used

Duty ratio	Duty ratio selection bit		Common pins used
	Bit 1	Bit 0	
2	0	1	COM0, COM1
3	1	0	COM0–COM2
4	1	1	COM0–COM3

Note: Unused common pin outputs the unselected waveform.

Segment Signal Output Pin

The segment signal output pins (SEG0–SEG23) are shared with ports P0–P2. When these pins are used as the segment signal output pins, set the direction registers of the corresponding pins to "1", and clear the segment output disable register to "0".

Also, these pins are set to the input port after reset, the V_{CC} voltage is output by the pull-up resistor.

Fig. 34 Example of circuit at each bias (at external power input)

LCD Power Circuit

The LCD power circuit has the dividing resistor for LCD power which can be connected/disconnected with the LCD power control register.

Fig. 35 Structure of LCD power control register

Fig. 36 VL block diagram

LCD Display RAM

The 12-byte area of address 0040_{16} to $004B_{16}$ is the designated RAM for the LCD display. When "1" is written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

For the LCD drive timing, type A or type B can be selected.
The LCD drive timing is selected by the timing selection bit (bit 4 of LCD mode register).
Type A is selected by setting the LCD drive timing selection bit to "0", type B is selected by setting the bit to "1". Type A is selected after reset.

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(LCDCK)=\frac{(\text{frequency of count source for LCDCK})}{(\text{divider division ratio for LCD})}$$

$$\text{Frame frequency}=\frac{f(LCDCK)}{\text{duty ratio}}$$

■ Note

(1) When the STP instruction is executed, the following bits are cleared to "0";
 • LCD enable bit (bit 3 of LCD mode register)
 • Bits other than bit 6 of the LCD power control register.
(2) When the voltage is applied to V_{L1} to V_{L3} by using the external resistor, write "10_2" to dividing resistor for LCD power selection bits (RSEL) of the LCD power control register (address 0038_{16}).
(3) When the LCD drive control circuit is used at $V_{L3} = V_{CC}$, apply V_{CC} to V_{L3} pin and write "1" to V_{L3} connection bit of the LCD power control register (address 0038_{16}).

Bit \ Address	7	6	5	4	3	2	1	0
0040_{16}	SEG_1				SEG_0			
0041_{16}	SEG_3				SEG_2			
0042_{16}	SEG_5				SEG_4			
0043_{16}	SEG_7				SEG_6			
0044_{16}	SEG_9				SEG_8			
0045_{16}	SEG_{11}				SEG_{10}			
0046_{16}	SEG_{13}				SEG_{12}			
0047_{16}	SEG_{15}				SEG_{14}			
0048_{16}	SEG_{17}				SEG_{16}			
0049_{16}	SEG_{19}				SEG_{18}			
$004A_{16}$	SEG_{21}				SEG_{20}			
$004B_{16}$	SEG_{23}				SEG_{22}			
	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0

Fig. 37 LCD display RAM map

Fig. 38 LCD drive waveform (1/2 bias, type A)

Fig. 39 LCD drive waveform (1/3 bias, type A)

RENESAS

Renesas Technology Corp.

Fig. 40 LCD drive waveform (1/2 bias, type B)

Fig. 41 LCD drive waveform (1/3 bias, type B)

RENESAS
Renesas Technology Corp.

WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit counter.

Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register, each watchdog timer is set to "FF$_{16}$." Instructions such as STA, LDM and CLB to generate the write signals can be used.

The written data in bits 0 to 5 are not valid, and the above values are set.

Standard Operation of Watchdog Timer

The watchdog timer is in the stop state at reset and the watchdog timer starts to count down by writing an optional value in the watchdog timer control register. An internal reset occurs at an underflow of the watchdog timer. Then, reset is released after the reset release time is elapsed, the program starts from the reset vector address. Normally, writing to the watchdog timer control register before an underflow of the watchdog timer is programmed. If writing to the watchdog control register is not executed, the watchdog timer does not operate.

When reading the watchdog timer control register is executed, the contents of the high-order 6-bit counter and the STP instruction disable bit (bit 6), and the count source selection bit (bit 7) are read out. When the STP instruction disable bit is "0", the STP instruction is valid. The STP instruction is disabled by writing to "1" to this bit. In this time, when the STP instruction is executed, it is handled as the undefined instruction, the internal reset occurs. This bit cannot be cleared to "0" by program. This bit is "0" after reset.

The time until the underflow of the watchdog timer control register after writing to the watchdog timer control register is executed is as follows (when the bit 7 of the watchdog timer control register is "0") ;

- at frequency/2/4/8 mode (f(X$_{IN}$)) = 8 MHz): 32.768 ms
- at low-speed mode (f(X$_{CIN}$) = 32 KHz): 8.19s

■ Note

The watchdog timer continues to count even during the wait time set by timer 1 and timer 2 to release the stop state and in the wait mode. Accordingly, do not underflow the watchdog timer in this time.

Fig. 42 Block diagram of Watchdog timer

Fig. 43 Structure of Watchdog timer control register

Fig. 44 Timing diagram of reset output

CLOCK OUTPUT FUNCTION

A system clock ϕ can be output from I/O port P3$_6$.The triple function of I/O port, timer 2 output function and system clock ϕ output function is performed by the clock output control register (address 0018$_{16}$) and the timer 2 output selection bit of the timer 12 mode register (address 0025$_{16}$).

In order to output a system clock ϕ from I/O port P3$_6$, set the timer 2 output selection bit and bit 0 of the clock output control register to "1". When the clock output function is selected, a clock is output while the direction register of port P3$_6$ is set to the output mode.

P3$_6$ is switched to the port output or the output (timer 2 output and the clock output) except port at the cycle after the timer 2 output control bit is switched.

Fig. 45 Structure of clock output control register

Fig. 46 Block diagram of Clock output function

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 µs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between V_{CC} (min.) and 5.5 V, and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage meets V_{IL} spec. when a power source voltage passes V_{CC} (min.).

Fig. 47 Reset circuit example

Note 1: The frequency relation of $f(X_{IN})$ and $f(\phi)$ is $f(X_{IN}) = 8 \cdot f(\phi)$.
2: The question marks (?) indicate an undefined state that depends on the previous state.

Fig. 48 Reset sequence

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

	Address	Register contents		Address	Register contents
(1) Port P0	0000₁₆	00₁₆	(35) Watchdog timer control register	0037₁₆	0 0 1 1 1 1 1 1
(2) Port P0 direction register	0001₁₆	00₁₆	(36) LCD power control register	0038₁₆	00₁₆
(3) Port P1	0002₁₆	00₁₆	(37) LCD mode register	0039₁₆	00₁₆
(4) Port P1 direction register	0003₁₆	00₁₆	(38) Interrupt edge selection register	003A₁₆	00₁₆
(5) Port P2	0004₁₆	00₁₆	(39) CPU mode register	003B₁₆	0 1 0 0 1 0 0 0
(6) Port P2 direction register	0005₁₆	00₁₆	(40) Interrupt request register 1	003C₁₆	00₁₆
(7) Port P3	0006₁₆	00₁₆	(41) Interrupt request register 2	003D₁₆	00₁₆
(8) Port P3 direction register	0007₁₆	00₁₆	(42) Interrupt control register 1	003E₁₆	00₁₆
(9) Port P4	0008₁₆	00₁₆	(43) Interrupt control register 2	003F₁₆	00₁₆
(10) Port P4 direction register	0009₁₆	00₁₆	(44) Serial I/O1 control register	0FE0₁₆	00₁₆
(11) Port P5	000A₁₆	00₁₆	(45) UART1 control register	0FE1₁₆	1 1 1 0 0 0 0 0
(12) Port P5 direction register	000B₁₆	00₁₆	(46) Serial I/O2 control register	0FE3₁₆	00₁₆
(13) Port P6	000C₁₆	00₁₆	(47) UART2 control register	0FE4₁₆	1 1 1 0 0 0 0 0
(14) Port P6 direction register	000D₁₆	00₁₆	(48) Oscillation output control register	0FF0₁₆	00₁₆
(15) Clock output control register	0018₁₆	00₁₆	(49) PULL register	0FF1₁₆	00₁₆
(16) A-D control register	0019₁₆	08₁₆	(50) Key input control register	0FF2₁₆	00₁₆
(17) Serial I/O1 status register	001D₁₆	1 0 0 0 0 0 0 0	(51) Timer 1234 mode register	0FF3₁₆	00₁₆
(18) Serial I/O2 status register	001F₁₆	1 0 0 0 0 0 0 0	(52) Timer X control register	0FF4₁₆	00₁₆
(19) Timer 1	0020₁₆	FF₁₆	(53) Timer 12 frequency division selection register	0FF5₁₆	00₁₆
(20) Timer 2	0021₁₆	01₁₆	(54) Timer 34 frequency division selection register	0FF6₁₆	00₁₆
(21) Timer 3	0022₁₆	FF₁₆	(55) Timer XY frequency division selection register	0FF7₁₆	00₁₆
(22) Timer 4	0023₁₆	FF₁₆	(56) Segment output disable register 0	0FF8₁₆	FF₁₆
(23) PWM01 register	0024₁₆	00₁₆	(57) Segment output disable register 1	0FF9₁₆	FF₁₆
(24) Timer 12 mode register	0025₁₆	00₁₆	(58) Segment output disable register 2	0FFA₁₆	FF₁₆
(25) Timer 34 mode register	0026₁₆	00₁₆	(59) Timer Y mode register 2	0FFB₁₆	00₁₆
(26) Compare register (low-order)	0028₁₆	00₁₆	(60) Flash memory control register	0FFE₁₆	X X X 0 0 0 0 1
(27) Compare register (high-order)	0029₁₆	00₁₆	(61) Processor status register	(PS)	X X X X X 1 X X
(28) Timer X (low-order)	002A₁₆	FF₁₆	(62) Program counter	(PCH)	FFFD₁₆ contents
(29) Timer X (high-order)	002B₁₆	FF₁₆		(PCL)	FFFC₁₆ contents
(30) Timer X (extension)	002C₁₆	00₁₆			
(31) Timer Y (low-order)	002D₁₆	FF₁₆			
(32) Timer Y (high-order)	002E₁₆	FF₁₆			
(33) Timer X mode register	002F₁₆	00₁₆			
(34) Timer Y mode register	0030₁₆	00₁₆			

X: Not fixed
Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.

Fig. 49 Internal status at reset

RENESAS
Renesas Technology Corp.

CLOCK GENERATING CIRCUIT

The 38C2 group has two built-in oscillation circuits; main clock XIN–XOUT and sub-clock XCIN–XCOUT. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feedback resistor exists on-chip. However, an external feedback resistor is needed between XCIN and XCOUT.

When the clock signal is supplied from external for the main clock, input the signal to XIN pin and connect XOUT pin to Vcc through 1 kΩ resistor.

When the clock signal is supplied from external for the sub-clock, input the signal to XCIN and leave XCOUT open.

Immediately after power on, only the XIN oscillation circuit starts oscillating.

Frequency Control
(1) Frequency/8 Mode

The system clock φ is the frequency of XIN divided by 8. After reset is released, this mode is selected.

(2) Frequency/4 Mode

The system clock φ is the frequency of XIN divided by 4.

(3) Frequency/2 Mode

The system clock φ is the frequency of XIN divided by 2.

(4) Low-speed Mode

The system clock φ is the frequency of XCIN divided by 2. In the low-speed mode, the low-power dissipation operation can be performed when the main clock XIN is stopped by setting the bit 7 of the CPU mode register to "0". In this case, when main clock XIN oscillation is restarted, generate the wait time until the oscillation is stable by program after the bit 7 of the CPU mode register is set to "1".

■ Notes on Clock Generating Circuit

If you switch the mode between frequency/2/4, or 8 and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode, set the frequency on condition that f(XIN) > 3f(XCIN).

Oscillation Control
(1) Stop Mode

If the STP instruction is executed, the system clock φ stops at an "H" level, and main clock and sub-clock oscillators stop.

In this time, values set previously to timer 1 latch and timer 2 latch are loaded automatically to timer 1 and timer 2. Set the values to generate the wait time required for oscillation stabilization to timer 1 latch and timer 2 latch (low-order 8 bits of timer 1 and high-order 8 bits of timer 2) before the STP instruction.

The frequency divider for timer 1 is used for the timer 1 count source, and the output of timer 1 is forcibly connected to timer 2. In this time, bits 0 to 5 of the timer 12 mode register are cleared to "0".

The values of the timer 12 frequency divider selection register are not changed.

Set the interrupt enable bits of the timer 1 and timer 2 to disabled ("0") before executing the STP instruction.

Oscillator restarts When reset occurs or an interrupt request is received, but the system clock φ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

(2) Wait Mode

If the WIT instruction is executed, the system clock φ stops at an "H" level. The states of XIN and XCIN are the same as the state before executing the WIT instruction. The system clock φ restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Fig. 50 Ceramic resonator circuit

Fig. 51 External clock input circuit

Fig. 52 Clock generating circuit block diagram

RENESAS
Renesas Technology Corp.

System clock = Main clock f(X$_{IN}$)

XIN oscillation, XCIN stop
CM7=0, CM6=1

Frequency/2 mode
System clock ϕ : f(XIN)/2
CM5=1   CM4=0

Frequency/4 mode
System clock ϕ : f(XIN)/4
CM5=0   CM4=1

Frequency/8 mode
System clock ϕ : f(XIN)/8
CM5=0   CM4=0

Reset

CM7="0"

XIN oscillation, XCIN oscillation
CM7=1, CM6=1

CM7="1"

Frequency/2 mode
System clock ϕ : f(XIN)/2
CM5=1   CM4=0

Frequency/4 mode
System clock ϕ : f(XIN)/4
CM5=0   CM4=1

Frequency/8 mode
System clock ϕ : f(XIN)/8
CM5=0   CM4=0

CM6="1"

System clock
= Sub-clock f(X$_{CIN}$)

XIN oscillation, XCIN oscillation
CM7=1, CM6=0

CM6="0"

Low-speed mode
System clock ϕ : f(XCIN)/2

CM7="1"

XIN stop, XCIN oscillation
CM7=0, CM6=0

CM7="0"

Low-power dissipation mode
System clock ϕ : f(XCIN)/2

b7   b4

CPU mode register
(CPUM : address 003B16)

CM5 CM4 : Main clock division ratio selection bits
00: XIN/8 (frequency/8)
01: XIN/4 (frequency/4)
10: XIN/2 (frequency/2)
11: Not available

CM7 CM6 : System clock control bits
00: XIN stop, XCIN oscillation, system clock = XCIN
01: XIN oscillation, XCIN stop, system clock = XIN
10: XIN oscillation, XCIN oscillation, system clock = XCIN
11: XIN oscillation, XCIN oscillation, system clock = XIN

Notes 1: When the mode is switched from frequency/2/4/8 to the low-speed mode, or the opposite is
performed, change CM7 at first, and then, change CM6 after the oscillation of the changed mode
is stabilized.
2: The all modes can be switched to the stop mode or the wait mode and return to the source mode
when the stop mode or the wait mode is ended.
3: Timer and LCD operate in the wait mode.
4: When the stop mode is ended, a delay time can be set by connecting timer 1 and timer 2.

Fig. 53 State transitions of system clock

Oscillation External Output Function

The 38C2 group has the oscillation external output function to output the rectangular waveform of the clock obtained by the oscillation circuits from P4$_1$ and P4$_0$.

In order to validate the oscillation external output function, set P4$_0$ or P4$_1$, or both to the output mode (set the corresponding direction register to "1").

The level of the X$_{COUT}$ external output signal becomes "H" by the P4$_0$/P4$_1$ oscillation output control bits (bits 0 and 1) of the oscillation output control register (address 0FF0$_{16}$) in the following states;
- the function to output the signal from the X$_{COUT}$ pin externally is selected
- the sub-clock (X$_{CIN}$–X$_{COUT}$) is in the oscillating or stop mode.

Likewise, the level of the X$_{OUT}$ external output signal becomes "H" by the P4$_0$/P4$_1$ oscillation output control bits (bits 0 and 1) of the oscillation output control register (address 0FF0$_{16}$) in the following states;
- the function to output the signal from the X$_{OUT}$ pin externally is selected
- the main clock (X$_{IN}$–X$_{OUT}$) is in the oscillating or stop mode.

■ Note

When the signal from the X$_{OUT}$ pin or X$_{COUT}$ pin of the oscillation circuit is input directly to the circuit except this MCU and used, the system operation may be unstabilized.

In order to share the oscillation circuit safely, use the clock output from P4$_0$ and P4$_1$ by this function for the circuits except this MCU.

Fig. 54 Structure of oscillation output control register

Fig. 55 Block diagram of Oscillation output function

RENESAS
Renesas Technology Corp.

NOTES ON PROGRAMMING
Processor Status Register
The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts
The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations
- To calculate in decimal notation, set the decimal mode flag (D) to "1," then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing an SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers
- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- The timers share the one frequency divider to generate the count source. Accordingly, when each timer starts operating, initializing the frequency divider is not executed. Therefore, when the frequency divider is selected for the count source, the delay of the maximum one cycle of the count source is generated until the timer starts counting or the waveform is output from timer starts operating. Also, the count source cannot be checked externally.

Multiplication and Division Instructions
- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

Ports
The contents of the port direction registers cannot be read. The following cannot be used:
- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O
In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1."
Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

A-D Converter
The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.
Therefore, set the A-D clock frequency to 250 kHz or more.
Also, when the STP instruction is executed during the A-D conversion, the A-D conversion is stopped immediately, the A-D conversion completion bit is set to "1", and the interrupt request is generated.

Instruction Execution Time
The instruction execution time is obtained by multiplying the number of cycles shown in the list of machine instructions by the period of the internal clock ϕ.

NOTES ON USE
VL3 pin
When LCD drive control circuit is not used, connect VL3 to VCC.

Countermeasures against noise

(1) Shortest wiring length

① Wiring for RESET pin
Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the VSS pin with the shortest possible wiring (within 20mm).

● Reason
The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.

Fig. 56 Wiring for the RESET pin

② Wiring for clock input/output pins
• Make the length of wiring which is connected to clock I/O pins as short as possible.
• Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the VSS pin of a microcomputer as short as possible.
• Separate the VSS pattern only for oscillation from other VSS patterns.

● Reason
If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the VSS level of a microcomputer and the VSS level of an oscillator, the correct clock will not be input in the microcomputer.

Fig. 57 Wiring for clock I/O pins

(2) Connection of bypass capacitor across VSS line and VCC line
Connect an approximately 0.1 μF bypass capacitor across the VSS line and the VCC line as follows:
• Connect a bypass capacitor across the VSS pin and the VCC pin at equal length.
• Connect a bypass capacitor across the VSS pin and the VCC pin with the shortest possible wiring.
• Use lines with a larger diameter than other signal lines for VSS line and VCC line.
• Connect the power source wiring via a bypass capacitor to the VSS pin and the VCC pin.

Fig. 58 Bypass capacitor across the VSS line and the VCC line

RENESAS
Renesas Technology Corp.

(3) Oscillator concerns
Take care to prevent an oscillator that generates clocks for a micro-
computer operation from being affected by other signals.

① Keeping oscillator away from large current signal lines
Install a microcomputer (and especially an oscillator) as far as pos-
sible from signal lines where a current larger than the tolerance of
current value flows.

● Reason
In the system using a microcomputer, there are signal lines for
controlling motors, LEDs, and thermal heads or others. When a
large current flows through those signal lines, strong noise occurs
because of mutual inductance.

② Installing oscillator away from signal lines where potential levels
change frequently
Install an oscillator and a connecting pattern of an oscillator away
from signal lines where potential levels change frequently. Also,
do not cross such signal lines over the clock lines or the signal
lines which are sensitive to noise.

● Reason
Signal lines where potential levels change frequently (such as the
CNTR pin signal line) may affect other lines at signal rising edge
or falling edge. If such lines cross over a clock line, clock wave-
forms may be deformed, which causes a microcomputer failure or
a program runaway.

Fig. 59 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently

(4) Wiring to V_{PP} pin of flash memory version
Connect an approximately 10 kΩ resistor to the V_{PP} pin the shortest
possible in series and also to the V_{SS} pin.

Note: Even when a circuit which included an approximately 10 kΩ
resistor is used in the Mask ROM version, the microcomputer
operates correctly.

● Reason
The V_{PP} pin of the flash memory version is the power source input
pin for the built-in flash memory. When programming/erasing in the
built-in flash memory, the impedance of the V_{PP} pin is low to allow the
electric current for writing/erasing flow into the flash memory. Be-
cause of this, noise can enter easily. If noise enters the V_{PP} pin, ab-
normal instruction codes or data are read from the built-in flash
memory, which may cause a program runaway.

Fig. 60 Wiring for the V_{PP} pin of flash memory

FLASH MEMORY MODE

The 38C2 group's flash memory version has an internal new DINOR (DIvided bit line NOR) flash memory that can be rewritten with a single power source when V_{CC} is 4.5 to 5.5 V, and 2 power sources when V_{CC} is 3.0 to 4.5 V.

For this flash memory, three flash memory modes are available in which to read, program, and erase: the parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and the CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU).

Summary

Table 11 lists the summary of the 38C2 Group (flash memory version).

This flash memory version has some blocks on the flash memory as shown in Figure 61 and each block can be erased.

In addition to the ordinary User ROM area to store the MCU operation control program, the flash memory has a Boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This Boot ROM area can be rewritten in only parallel I/O mode.

Table 11 Summary of 38C2 group's flash memory version

Item		Specifications
Power source voltage (Vcc)		V_{CC} = 2.5 to 5.5 V (Note 1)
		V_{CC} = 2.5 to (V_{CC} at program/erase) + 0.5 V (Note 2)
Program/Erase V_{PP} voltage (V_{PP})		V_{PP} = 4.5 to 5.5 V, V_{CC} = 3.0 to 5.5 V
Flash memory mode		3 modes; Parallel I/O mode, Standard serial I/O mode, CPU rewrite mode
Erase block division	User ROM area	Refer to Fig. 61.
	Boot ROM area	Not divided (4K bytes) (Note 3)
Program method		In units of bytes
Erase method		Block erase
Program/Erase control method		Program/Erase control by software command
Number of commands		5 commands
Number of program/Erase times		100 times
ROM code protection		Available in parallel I/O mode and standard serial I/O mode

Notes 1: It is the rating value when Vcc = 5.0 to 5.5 V at program/erase.
     2: It is the rating value when Vcc = 3.0 to 5.0 V at program/erase.
     3: The Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. This Boot ROM area can be erased and written in only parallel I/O mode.

RENESAS
Renesas Technology Corp.

Parallel I/O mode

User ROM area

1000_{16}

Block 1 : 28 Kbytes

8000_{16}

Block 0 : 32 Kbytes

$FFFF_{16}$

BSEL=0

$F000_{16}$
$FFFF_{16}$

Boot ROM area

4 Kbytes

BSEL=1

CPU rewrite mode, standard serial I/O mode

User ROM area

1000_{16}

Block 1 : 28 Kbytes

8000_{16}

Block 0 : 32 Kbytes

$FFFF_{16}$

User area / Boot area select bit = "0"

$F000_{16}$
$FFFF_{16}$

Boot ROM area

4 Kbytes

User area / Boot area select bit = "1"

Product name	Flash memory top address
M38C29FF	1000_{16}

Notes 1: The Boot ROM area can be rewritten in only parallel I/O mode.
(Access to any other areas is inhibited.)
2: To specify a block, use the maximum address in the block.

Fig. 61 Block diagram of built-in flash memory

(1) CPU Rewrite Mode

In CPU rewrite mode, the internal flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).

In CPU rewrite mode, only the User ROM area shown in Figure 61 can be rewritten; the Boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the User ROM area and each block area.

The control program for CPU rewrite mode can be stored in either User ROM or Boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to internal RAM area before it can be executed.

Boot Mode

The control program for CPU rewrite mode must be written into the User ROM or Boot ROM area in parallel I/O mode beforehand. (If the control program is written into the Boot ROM area, the standard serial I/O mode becomes unusable.)

See Figure 61 for details about the Boot ROM area.

Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the User ROM area.

When the microcomputer is reset by pulling the P4$_1$($\overline{CE}$) pin high, the CNVss pin high, the CPU starts operating (start address of program is stored into addresses FFFC$_{16}$ and FFFD$_{16}$) using the control program in the Boot ROM area. This mode is called the "Boot mode". Also, User ROM area can be rewritten using the control program in the Boot ROM area.

Block Address

Block addresses refer to the maximum address of each block. These addresses are used in the block erase command.

Outline Performance (CPU Rewrite Mode)

CPU rewrite mode is usable in the single-chip or Boot mode. The only User ROM area can be rewritten.

In CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This rewrite control program must be transferred to internal RAM area before it can be executed.

The MCU enters CPU rewrite mode by applying 4.5 V to 5.5 V to the CNVss pin and setting "1" to the CPU rewrite mode select bit (bit 1 of address 0FFE16). Then, software commands can be accepted.

Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.

Figure 62 shows the flash memory control register.
Bit 0 of the flash memory control register is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0" (busy). Otherwise, it is "1" (ready).

Bit 1 of the flash memory control register is the CPU rewrite mode select bit. When this bit is set to "1", the MCU enters CPU rewrite mode. And then, software commands can be accepted. In CPU re-

write mode, the CPU becomes unable to access the internal flash memory directly. Therefore, use the control program in the internal RAM for write to bit 1. To set this bit 1 to "1", it is necessary to write "0" and then write "1" in succession to bit 1. The bit can be set to "0" by only writing "0".

Bit 2 of the flash memory control register is the CPU rewrite mode entry flag. This flag indicates "1" in CPU rewrite mode, so that reading this flag can check whether CPU rewrite mode has been entered or not.

Bit 3 of the flash memory control register is the flash memory reset bit used to reset the control circuit of internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is "1", setting "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0".

Bit 4 of the flash memory control register is the User area/Boot area select bit. When this bit is set to "1", Boot ROM area is accessed, and CPU rewrite mode in Boot ROM area is available. In Boot mode, this bit is set to "1" automatically. Programming of this bit must be executed on program of the internal RAM.

Figure 63 shows a flowchart for setting/releasing CPU rewrite mode.

Notes **1**: The contents of flash memory control register are "XXX00001" just after reset release.
  2: For this bit to be set to "1", the user needs to write "0" and then "1" to it in succession.
     Use the control program in the RAM for write to this bit.
  3: This bit is valid when the CPU rewrite mode select bit is "1". Set this bit 3 to "0" subsequently after setting bit 3 to "1".

Fig. 62 Structure of flash memory control register

```
                        ┌──────────────┐
                        │    Start     │
                        └──────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Single-chip mode or Boot mode (Note 1)         │
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Set CPU mode register (Note 2)                 │
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Transfer CPU rewrite mode control program to   │
        │ internal RAM                                   │
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Jump to control program transferred to internal│
        │ RAM                                            │
        │ (Subsequent operations are executed by control │
        │ program in this RAM)                           │
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │  Set CPU rewrite mode select bit to "1" (by    │
        │  writing "0" and then "1" in succession)       │
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Check CPU rewrite mode entry flag              │
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Using software command execute erase,          │
        │ program, or other operation                    │
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Execute read array command or reset flash      │
        │ memory by setting flash memory reset bit (by   │
        │ writing "1" and then "0" in succession) (Note 3)│
        └──────────────────────────────────────────────┘
                               │
                               ▼
        ┌──────────────────────────────────────────────┐
        │ Write "0" to CPU rewrite mode select bit       │
        └──────────────────────────────────────────────┘
                               │
                               ▼
                        ┌──────────────┐
                        │     End      │
                        └──────────────┘
```

Notes 1: When starting the MCU in the single-chip mode, supply 4.5 to 5.5 V to the CNVss
pin until checking the CPU rewrite mode entry flag.
2: Set the main clock as follows depending on the XIN divider select bits of clock
control register (bits 4, 5 of address 003F16):
3: Before exiting the CPU rewrite mode after completing erase or program operation,
always be sure to execute the read array command or reset the flash memory.

Fig. 63 CPU rewrite mode set/release flowchart

Notes on CPU Rewrite Mode

Take the notes described below when rewriting the flash memory in CPU rewrite mode.

●Operation speed

During CPU rewrite mode, set the system clock ϕ to 4.0 MHz or less using the main clock division ratio selection bits (bits 4 and 5 of address 003B$_{16}$).

●Instructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during CPU rewrite mode.

●Interrupts inhibited against use

The interrupts cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory.

●Watchdog timer

If the watchdog timer has been already activated, internal reset due to an underflow will not occur because the watchdog timer is surely cleared during program or erase.

●Reset

Reset is always valid. The MCU is activated using the boot mode at release of reset in the condition of CNVss = "H", so that the program will begin at the address which is stored in addresses FFFC$_{16}$ and FFFD$_{16}$ of the boot ROM area.

Software Commands

Table 12 lists the software commands.
After setting the CPU rewrite mode select bit to "1", execute a software command to specify an erase or program operation.
Each software command is explained below.

●Read Array Command (FF₁₆)

The read array mode is entered by writing the command code "FF₁₆" in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the contents of the specified address are read out at the data bus (D_0 to D_7).
The read array mode is retained until another command is written.

●Read Status Register Command (70₁₆)

When the command code "70₁₆" is written in the first bus cycle, the contents of the status register are read out at the data bus (D_0 to D_7) by a read in the second bus cycle.
The status register is explained in the next section.

●Clear Status Register Command (50₁₆)

This command is used to clear the bits SR4 and SR5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code "50₁₆" in the first bus cycle.

●Program Command (40₁₆)

Program operation starts when the command code "40₁₆" is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.
Whether the write operation is completed can be confirmed by read status register or the RY/$\overline{BY}$ status flag. When the program starts, the read status register mode is entered automatically and the contents of the status register is read at the data bus (D_0 to D_7). The status register bit 7 (SR7) is set to "0" at the same time the write operation starts and is returned to "1" upon completion of the write operation. In this case, the read status register mode remains active until the read array command (FF₁₆) is written.

The RY/$\overline{BY}$ status flag of the flash memory control register is "0" during write operation and "1" when the write operation is completed as is the status register bit 7.
At program end, program results can be checked by reading the status register.

Fig. 64 Program flowchart

Table 12 List of software commands (CPU rewrite mode)

Command	Cycle number	First bus cycle			Second bus cycle		
		Mode	Address	Data (D_0 to D_7)	Mode	Address	Data (D_0 to D_7)
Read array	1	Write	X **(Note 4)**	FF₁₆			
Read status register	2	Write	X	70₁₆	Read	X	SRD **(Note 1)**
Clear status register	1	Write	X	50₁₆			
Program	2	Write	X	40₁₆	Write	WA **(Note 2)**	WD **(Note 2)**
Block erase	2	Write	X	20₁₆	Write	BA **(Note 3)**	D0₁₆

Notes 1: SRD = Status Register Data
　　　2: WA = Write Address, WD = Write Data
　　　3: BA = Block Address to be erased (Input the maximum address of each block.)
　　　4: X denotes a given address in the User ROM area.

●**Block Erase Command (20$_{16}$/D0$_{16}$)**

By writing the command code "20$_{16}$" in the first bus cycle and the confirmation command code "D0$_{16}$" and the block address in the second bus cycle that follows, the block erase (erase and erase verify) operation starts for the block address of the flash memory to be specified.

Whether the block erase operation is completed can be confirmed by read status register or the RY/$\overline{BY}$ status flag of flash memory control register. At the same time the block erase operation starts, the read status register mode is automatically entered, so that the contents of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the block erase operation starts and is returned to "1" upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF$_{16}$) is written.

The RY/$\overline{BY}$ status flag is "0" during block erase operation and "1" when the block erase operation is completed as is the status register bit 7.

After the block erase ends, erase results can be checked by reading the status register. For details, refer to the section where the status register is detailed.

Fig. 65 Erase flowchart

Renesas Technology Corp.

Status Register

The status register shows the operating status of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways:

(1) By reading an arbitrary address from the User ROM area after writing the read status register command (70_{16})

(2) By reading an arbitrary address from the User ROM area in the period from when the program starts or erase operation starts to when the read array command (FF_{16}) is input.

Also, the status register can be cleared by writing the clear status register command (50_{16}).

After reset, the status register is set to "80_{16}".

Table 13 shows the status register. Each bit in this register is explained below.

•Sequencer status (SR7)

The sequencer status indicates the operating status of the flash memory. This bit is set to "0" (busy) during write or erase operation and is set to "1" when these operations ends.

After power-on, the sequencer status is set to "1" (ready).

•Erase status (SR5)

The erase status indicates the operating status of erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is reset to "0".

•Program status (SR4)

The program status indicates the operating status of write operation. When a write error occurs, it is set to "1".

The program status is reset to "0" when it is cleared.

If "1" is written for any of the SR5 and SR4 bits, the read array, program, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (50_{16}) and clear the status register.

Also, if any commands are not correct, both SR5 and SR4 are set to "1".

Table 13 Definition of each bit in status register

Each bit of SRD bits	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Sequencer status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated normally	Terminated normally
SR4 (bit4)	Program status	Terminated normally	Terminated normally
SR3 (bit3)	Reserved	-	-
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

Full Status Check

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 66 shows a full status check flowchart and the action to be taken when each error occurs.

Fig. 66 Full status check flowchart and remedial procedure for errors

RENESAS
Renesas Technology Corp.

Functions To Inhibit Rewriting Flash Memory Version

To prevent the contents of internal flash memory from being read out or rewritten easily, this MCU incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

●ROM Code Protect Function

The ROM code protect function is the function to inhibit reading out or modifying the contents of internal flash memory by using the ROM code protect control address (address FFDB$_{16}$) in parallel I/O mode. Figure 67 shows the ROM code protect control address (address FFDB$_{16}$). (This address exists in the User ROM area.)

If one or both of the pair of ROM code protect bits is set to "0", the ROM code protect is turned on, so that the contents of internal flash memory are protected against readout and modification. The ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.

If both of the two ROM code protect reset bits are set to "00", the ROM code protect is turned off, so that the contents of internal flash memory can be readout or modified. Once the ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or CPU rewrite mode to rewrite the contents of the ROM code protect reset bits.

ROM code protect control address (address FFDB$_{16}$)
ROMCP (FF$_{16}$ when shipped)

Reserved bits ("1" at read/write)

ROM code protect level 2 set bits (ROMCP2) (**Notes 1, 2**)
b3b2
0 0: Protect enabled
0 1: Protect enabled
1 0: Protect enabled
1 1: Protect disabled

ROM code protect reset bits (**Note 3**)
b5b4
0 0: Protect removed
0 1: Protect set bits effective
1 0: Protect set bits effective
1 1: Protect set bits effective

ROM code protect level 1 set bits (ROMCP1) (**Note 1**)
b7b6
0 0: Protect enabled
0 1: Protect enabled
1 0: Protect enabled
1 1: Protect disabled

Notes 1: When ROM code protect is turned on, the internal flash memory is protected against readout or modification in parallel I/O mode.
    2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc. also is inhibited.
    3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and ROM code protect level 2. However, since these bits cannot be modified in parallel I/O mode, they need to be rewritten in serial I/O mode or CPU rewrite mode.

Fig. 67 Structure of ROM code protect control address

ID Code Check Function

Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the programmer is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, and its areas are $FFD4_{16}$ to $FFDA_{16}$. Write a program which has had the ID code preset at these addresses to the flash memory.

Address	
$FFD4_{16}$	ID1
$FFD5_{16}$	ID2
$FFD6_{16}$	ID3
$FFD7_{16}$	ID4
$FFD8_{16}$	ID5
$FFD9_{16}$	ID6
$FFDA_{16}$	ID7
$FFDB_{16}$	ROM code protect control
	Interrupt vector area

Fig. 68 ID code store addresses

RENESAS
Renesas Technology Corp.

(2) Parallel I/O Mode

The parallel I/O mode is used to input/output software commands, address and data in parallel for operation (read, program and erase) to internal flash memory.

Use the external device (writer) only for 38C2 Group (flash memory version). For details, refer to the user's manual of each writer manufacturer.

User ROM and Boot ROM Areas

In parallel I/O mode, the User ROM and Boot ROM areas shown in Figure 61 can be rewritten. Both areas of flash memory can be operated on in the same way.

Program and block erase operations can be performed only in the User ROM area.

The Boot ROM area is 4 Kbytes in size and located at addresses F000$_{16}$ through FFFF$_{16}$. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.)

In the Boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the Mitsubishi factory. Therefore, using the MCU in standard serial I/O mode, do not rewrite to the Boot ROM area.

Table 14 Description of pin function (Flash Memory Serial I/O Mode)

Pin name	Signal name	I/O	Function
V_{CC}, V_{SS}	Power supply		Apply guaranteed voltage of program/erase to the Vcc pin and 0 V to the Vss pin.
CNV_{SS}	CNVss	I	Connect this pin to Vcc at Vcc = 4.5 to 5.5 V. Connect this pin to Vpp at Vcc = 3.0 to 4.5 V.
$\overline{RESET}$	Reset input	I	Reset input pin. When Xin oscillation is stable, input "L" level for 2 µs or more.
X_{IN}	Clock input	I	Connect a ceramic resonator or crystal oscillator between the Xin and Xout pins.
X_{OUT}	Clock output	O	When entering an externally driven clock, enter it from Xin and input the inverted signal of Xin pin to Xout pin.
AV_{SS}	Analog power supply		Connect to Vss.
V_{REF}	Analog reference voltage	I	Apply reference voltage of A-D to this pin.
$P0_0–P0_7$	I/O port P0	I/O	Input "L" or "H" level, or keep open.
$P1_0–P1_7$	I/O port P1	I/O	Input "L" or "H" level, or keep open.
$P2_0–P2_7$	I/O port P2	I/O	Input "L" or "H" level, or keep open.
$P3_0$	BUSY output	O	BUSY signal output pin.
$P3_1$	SCLK input	I	Serial clock input pin.
$P3_2$	TXD output	O	Serial data output pin.
$P3_3$	RXD input	I	Serial data input pin.
$P3_4–P3_7$	I/O port P3	I/O	Input "L" or "H" level, or keep open.
$P4_0$	I/O port P4	I/O	Input "L" or "H" level, or keep open.
$P4_1$	$\overline{CE}$ input	I	Input "H" level.
$P4_2–P4_7$	I/O port P4	I/O	Input "L" or "H" level, or keep open.
$P5_0–P5_7$	I/O port P5	I/O	Input "L" or "H" level, or keep open.
$P6_0$	I/O port P6	I/O	Input "L" or "H" level, or keep open.
$P6_1/X_{CIN}$	I/O port P6/Sub-clock input	I	When these pins are used for sub-clock, connect a quartz-crystal oscillator between the Xcin and Xcout pins.
$P6_2/X_{COUT}$	I/O port P6/Sub-clock output	O	When entering an externally driven clock, enter it from Xcin and leave Xout open. When these pins are used as port, input "L" or "H" level, or keep open.
$COM_0–COM_3$	Common output	O	When the LCD control circuit is not used, keep open.
VL_3	Power supply for LCD		Apply LCD power source to this pin. When the LCD drive control circuit is not used, connect this pin to Vcc.

Mode setup method	
Signal	Value
CNVss	4.5 to 5.5 V
CE	Vcc
RESET	Vss→Vcc

64P6U-A/64P6Q-A

*1.Connect to oscillation circuit.
*2.Connect to Vcc when Vcc=4.5 to 5.5V.
  Connect to VPP (=4.5 to 5.5V) when Vcc=3.0 to 4.5V.

Fig. 69 Pin connection diagram in serial I/O mode

(3) Standard serial I/O Mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is clock synchronized serial. This mode requires a purpose-specific peripheral unit.

The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU rewrite mode), rewrite data input and so forth. The standard serial I/O mode is started by connecting "H" to the P4$_1$ ($\overline{CE}$) pin and "H" to the CNV$_{SS}$ pin (when V$_{CC}$ = 4.5 to 5.5 V, connect to V$_{CC}$, and when V$_{CC}$ = 3.0 to 4.5 V, apply 4.5 V to 5.5 V to V$_{PP}$ from an external source), and releasing the reset operation. (In the ordinary microcomputer mode, set CNV$_{SS}$ pin to "L" level.)

This control program is written in the Boot ROM area when the product is shipped from Mitsubishi. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the Boot ROM area is rewritten in parallel I/O mode. Figure 69 shows the pin connections for the standard serial I/O mode.

In standard serial I/O mode, serial data I/O uses the four UART2 pins S$_{CLK2}$, RxD$_2$, TxD$_2$ and $\overline{SRDY2}$ (BUSY). The S$_{CLK2}$ pin is the transfer clock input pin through which an external transfer clock is input. The TxD$_2$ pin is for CMOS output. The $\overline{SRDY2}$ (BUSY) pin outputs "L" level when ready for reception and "H" level when reception starts.

Serial data I/O is transferred serially in 8-bit units.

In standard serial I/O mode, only the User ROM area shown in Figure 61 can be rewritten. The Boot ROM area cannot.

In standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches.

Outline Performance (Standard Serial I/O Mode)

In standard serial I/O mode, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 4-wire clock-synchronized serial I/O (UART2).

In reception, software commands, addresses and program data are synchronized with the rise of the transfer clock that is input to the S$_{CLK2}$ pin, and are then input to the MCU via the RxD$_2$ pin. In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD$_2$ pin.

The TxD$_2$ pin is for CMOS output. Transfer is in 8-bit units with LSB first.

When busy, such as during transmission, reception, erasing or program execution, the $\overline{SRDY2}$ (BUSY) pin is "H" level. Accordingly, always start the next transfer after the $\overline{SRDY2}$ (BUSY) pin is "L" level.

Also, data and status registers in a memory can be read after inputting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following explains software commands, status registers, etc.

RENESAS
Renesas Technology Corp.

Software Commands

Table 15 lists software commands. In standard serial I/O mode, erase, program and read are controlled by transferring software commands via the RxD pin. Software commands are explained here below. Basically, the software commands of the standard serial I/O mode are the same as that of the parallel I/O mode, but 4 commands are added: ID check, download, version data output and Boot ROM area output functions.

Table 15 Software commands (Standard serial I/O mode)

	Control command	1st byte transfer	2nd byte	3rd byte	4th byte	5th byte	6th byte	.....	When ID is not verified
1	Page read	FF_{16}	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41_{16}	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	20_{16}	Address (middle)	Address (high)	$D0_{16}$				Not acceptable
4	Erase all blocks	$A7_{16}$	$D0_{16}$						Not acceptable
5	Read status register	70_{16}	SRD output	SRD1 output					Acceptable
6	Clear status register	50_{16}							Not acceptable
7	ID check	$F5_{16}$	Address (low)	Address (middle)	Address (high)	ID size	ID1	To ID7	Acceptable
8	Download function	FA_{16}	Size (low)	Size (high)	Check-sum	Data input	To required number of times		Not acceptable
9	Version data output function	FB_{16}	Version data output	Version data output	Version data output	Version data output	Version data output	Version data output to 9th byte	Acceptable
10	Boot ROM area output function	FC_{16}	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable

Notes1: Shading indicates transfer from the internal flash memory microcomputer to a programmer. All other data is transferred from a programmer to the internal flash memory microcomputer.

2: SRD refers to status register data. SRD1 refers to status register 1 data.

3: All commands can be accepted when the flash memory is totally blank.

4: "Address (high)" means A_{16} to A_{23} and are always set to "00_{16}".
   "Address (middle)" means A_8 to A_{15}.
   "Address (low)" means A_0 to A_7.

MITSUBISHI MICROCOMPUTERS

38C2 Group

●**Page Read Command**
This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.

(1) Transfer the "FF16" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0 to D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first synchronized with the fall of the clock.

Fig. 70 Timing for page read

●**Read Status Register Command**
This command reads status information. When the "7016" command code is transferred with the 1st byte, the contents of the status register (SRD) with the 2nd byte and the contents of status register 1 (SRD1) with the 3rd byte are read.

Fig. 71 Timing for reading status register

RENESAS
Renesas Technology Corp.

●**Clear Status Register Command**

This command clears the bits (SR3 to SR5) which are set when the status register operation ends in error. When the "50_{16}" command code is sent with the 1st byte, the aforementioned bits are cleared. When the clear status register operation ends, the $\overline{SRDY2}$ (BUSY) signal changes from "H" to "L" level.

Fig. 72 Timing for clear status register

●**Page Program Command**

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.

(1) Transfer the "41_{16}" command code with the 1st byte.

(2) Transfer addresses A_8 to A_{15} and A_{16} to A_{23} with the 2nd and 3rd bytes respectively.

(3) From the 4th byte onward, as write data (D_0 to D_7) for the page (256 bytes) specified with addresses A_8 to A_{23} is input sequentially from the smallest address first, that page is automatically written.

When reception setup for the next 256 bytes ends, the $\overline{SRDY2}$ (BUSY) signal changes from "H" to "L" level. The result of the page program can be known by reading the status register. For more information, see the section on the status register.

Fig. 73 Timing for page program

● **Block Erase Command**

This command erases the contents of specified block. Execute the block erase command as explained here following.

(1) Transfer the "20_{16}" command code with the 1st byte.

(2) Transfer addresses A_8 to A_{15} with the 2nd bytes and addresses A_{16} to A_{23} with the 3rd bytes in serial.

(3) Transfer the verify command code "$D0_{16}$" with the 4th byte. Then, the erase operation for the specified block of flash memory will start. Set the addresses A_8 to A_{23} to the maximum address of the specified block.

When block erase ends, the $\overline{SRDY2}$ (BUSY) signal changes from "H" to "L" level. The result of the erase operation can be known by reading the status register. For details, refer to the status register.

Fig. 74 Timing for block erase command

● **Erase All Blocks Command**

This command erases the contents of all blocks. Execute the erase all blocks command as explained here following.

(1) Transfer the "$A7_{16}$" command code with the 1st byte.

(2) Transfer the verify command code "$D0_{16}$" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.

When erase all blocks end, the $\overline{SRDY2}$ (BUSY) signal changes from "H" to "L" level. The result of the erase operation can be known by reading the status register.

Fig. 75 Timing for erase all blocks

●**Download Command**

This command downloads a program to the RAM for execution.

Execute the download command as explained here following.

(1) Transfer the "FA$_{16}$" command code with the 1st byte.

(2) Transfer the program size with the 2nd and 3rd bytes.

(3) Transfer the check sum with the 4th byte. The check sum is
added to all data sent with the 5th byte onward.

(4) The program to execute is sent with the 5th byte onward.

When all data has been transmitted, if the check sum matches,
the downloaded program is executed. The size of the program will
vary according to the internal RAM.

Fig. 76 Timing for download

●**Version Data Output Command**

This command outputs the version data of the control program stored in the Boot ROM area. Execute the version data output command as explained here following.

(1) Transfer the "FB$_{16}$" command code with the 1st byte.
(2) The version data will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters.

Fig. 77 Timing for version data output

●**Boot ROM Area Output Command**

This command reads the control program stored in the Boot ROM area in page (256 bytes) unit. Execute the Boot ROM area output command as explained here following.

(1) Transfer the "FC$_{16}$" command code with the 1st byte.
(2) Transfer addresses A$_8$ to A$_{15}$ and A$_{16}$ to A$_{23}$ with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D$_0$ to D$_7$) for the page (256 bytes) specified with addresses A$_8$ to A$_{23}$ will be output sequentially from the smallest address first synchronized with the fall of the clock.

Fig. 78 Timing for Boot ROM area output

●**ID Check**

This command checks the ID code. Execute the boot ID check command as explained here following.

(1) Transfer the "F5$_{16}$" command code with the 1st byte.
(2) Transfer addresses A$_0$ to A$_7$, A$_8$ to A$_{15}$ and A$_{16}$ to A$_{23}$ of the 1st byte of the ID code with the 2nd, 3rd and 4th respectively.
(3) Transfer the number of data sets of the ID code with the 5th byte.
(4) Transfer the ID code with the 6th byte onward, starting with the 1st byte of the code.

Fig. 79 Timing for ID check

●**ID Code**

When the flash memory is not blank, the ID code sent from the serial programmer and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the serial programmer is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses FFD4$_{16}$ to FFDA$_{16}$. Write a program into the flash memory, which already has the ID code set for these addresses.

Fig. 80 ID code storage addresses

●**Status Register (SRD)**
The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (70_{16}). Also, the status register is cleared by writing the clear status register command (50_{16}).
Table 16 lists the definition of each status register bit. After releasing the reset, the status register becomes "80_{16}".

•**Sequencer status (SR7)**
The sequencer status indicates the operating status of the the flash memory.
After power-on and recover from deep power down mode, the sequencer status is set to "1" (ready).
This status bit is set to "0" (busy) during write or erase operation and is set to "1" upon completion of these operations.

•**Erase status (SR5)**
The erase status indicates the operating status of erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0".

•**Program status (SR4)**
The program status indicates the operating status of write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0".

Table 16 Status register (SRD)

SRD bits	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Sequencer status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Reserved	-	-
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

●**Status Register 1 (SRD1)**

The status register 1 indicates the status of serial communications, results from ID checks and results from check sum comparisons. It can be read after the SRD by writing the read status register command (70_{16}). Also, status register 1 is cleared by writing the clear status register command (50_{16}).

Table 17 lists the definition of each status register 1 bit. At power-on, when user ROM area is blank, this register becomes "$0C_{16}$", and when writing to the area is completed, the register becomes "00_{16}", and the flag status is maintained even after the reset.

•**Boot update completed bit (SR15)**

This flag indicates whether the control program was downloaded to the RAM or not, using the download function.

•**Check sum consistency bit (SR12)**

This flag indicates whether the check sum matches or not when a program, is downloaded for execution using the download function.

•**ID check completed bits (SR11 and SR10)**

These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.

•**Data reception time out (SR9)**

This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the MCU returns to the command wait state.

Table 17 Status register 1 (SRD1)

SRD1 bits	Status name	Definition	
		"1"	"0"
SR15 (bit7)	Boot update completed bit	Update completed	Not Update
SR14 (bit6)	Reserved	-	-
SR13 (bit5)	Reserved	-	-
SR12 (bit4)	Checksum match bit	Match	Mismatch
SR11 (bit3)	ID check completed bits	00 Not verified	
SR10 (bit2)		01 Verification mismatch	
		10 Reserved	
		11 Verified	
SR9 (bit1)	Data reception time out	Time out	Normal operation
SR8 (bit0)	Reserved	-	-

Full Status Check

Results from executed erase and program operations can be known by running a full status check. Figure 81 shows a flowchart of the full status check and explains how to remedy errors which occur.

Note: When one of SR5 to SR4 is set to "1" , none of the page read, program, erase all blocks, and block erase commands is accepted. Execute the clear status register command (50_{16}) before executing these commands.

Fig. 81 Full status check flowchart and remedial procedure for errors

RENESAS
Renesas Technology Corp.

Example Circuit Application for Standard Serial I/O Mode

Figure 82 shows a circuit application for the standard serial I/O mode. Control pins will vary according to a programmer, therefore see a programmer manual for more information.

Notes 1: Control pins and external circuitry will vary according to a programmer. For more information, see the programmer manual.
2: In this example, the Vpp power supply is supplied from an external source (programmer). To use the user's power source, connect to 4.5 V to 5.5 V.

Fig. 82 Example circuit application for standard serial I/O mode

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

ELECTRICAL CHARACTERISTICS (Flash memory version)

Absolute Maximum Ratings

Table 18 Absolute maximum ratings (Flash memory version)

Symbol	Parameter		Conditions	Ratings	Unit
V_{CC}	Power source voltage		All voltages are based on Vss. Output transistors are cut off.	−0.3 to 6.5	V
V_I	Input voltage	P0₀–P0₇, P1₀–P1₇, P2₀–P2₇, P3₀–P3₇, P4₀–P4₇, P5₀–P5₇, P6₀–P6₂		−0.3 to V_{CC}+0.3	V
V_I	Input voltage	V_{L1}		−0.3 to V_{L2}	V
V_I	Input voltage	V_{L2}		V_{L1} to V_{L3}	V
V_I	Input voltage	V_{L3}		V_{L2} to 6.5	V
V_I	Input voltage	$\overline{RESET}$, X_{IN}		−0.3 to V_{CC}+0.3	V
V_I	Input voltage	CNV_{SS}		−0.3 to 6.5	V
V_O	Output voltage P0₀–P0₇, P1₀–P1₇, P2₀–P2₇		At output port	−0.3 to V_{CC}+0.3	V
			At segment output	−0.3 to V_{L3}+0.3	V
V_O	Output voltage COM0–COM3			−0.3 to V_{L3}+0.3	V
V_O	Output voltage P3₀–P3₇, P4₀–P4₇, P5₀–P5₇, P6₀–P6₂			−0.3 to V_{CC}+0.3	V
V_O	Output voltage X_{OUT}			−0.3 to V_{CC}+0.3	V
P_d	Power dissipation		Ta = 25°C	300	mW
T_{opr}	Operating temperature		At MCU operation	−20 to 85	°C
			At flash memory mode	25 ± 5	°C
T_{stg}	Storage temperature			−40 to 125	°C

Recommended Operating Conditions

Table 19 Recommended operating conditions (Flash memory version)
(Vcc = 2.5 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
V_{CC}	Power source voltage	f(φ) = 4 MHz	4.0	5.0	5.5 (Note)	V
		f(φ) = 2 MHz	2.5	5.0	5.5 (Note)	V
		Low-speed mode	2.5	5.0	5.5 (Note)	V
V_{SS}	Power source voltage			0		V
V_{L3}	Power source voltage for LCD		2.5		5.5	V
V_{REF}	A-D converter reference voltage		2.0		V_{CC}	V
AV_{SS}	Analog power source voltage			0		V
V_{IA}	Analog input voltage AN0–AN7		AV_{SS}		V_{CC}	V
V_{IH}	"H" input voltage	P0₄–P0₇, P1₀–P1₇, P2₀–P2₇, P3₀, P3₂, P3₅, P3₆, P4₀–P4₇, P5₂, P5₃, P6₂	0.7V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage	P0₀–P0₃, P3₁, P3₃, P3₄, P3₇, P5₀, P5₁, P5₄–P5₇, P6₀, P6₁	0.8V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage	$\overline{RESET}$	0.8V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage	X_{IN}, X_{CIN}	1.5		V_{CC}	V
V_{IL}	"L" input voltage	P0₄–P0₇, P1₀–P1₇, P2₀–P2₇, P3₀, P3₂, P3₅, P3₆, P4₀–P4₇, P5₂, P5₃, P6₂	0		0.3V_{CC}	V
V_{IL}	"L" input voltage	P0₀–P0₃, P3₁, P3₃, P3₄, P3₇, P5₀, P5₁, P5₄–P5₇, P6₀, P6₁, CNV_{SS}	0		0.2V_{CC}	V
V_{IL}	"L" input voltage	$\overline{RESET}$	0		0.2V_{CC}	V
V_{IL}	"L" input voltage	X_{IN}, X_{CIN}	0		0.4	V

Note: It is the rating value when V_{CC} = 5.0 to 5.5 V at program/erase.
    The value is (V_{CC} at program/erase) + 0.5 V when V_{CC} = 3.0 to 5.0 V at program/erase.

Table 20 Recommended operating conditions (Flash memory version)
(Vcc = 2.5 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$\Sigma I_{OH(peak)}$	"H" total peak output current **(Note 1)** P00–P07, P10–P17, P20–P27, P30–P37			−20	mA
$\Sigma I_{OH(peak)}$	"H" total peak output current **(Note 1)** P40–P47, P50–P57, P60–P62			−20	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current **(Note 1)** P00–P07, P10–P17, P20–P27			20	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current **(Note 1)** P40–P47, P50, P51, P54–P57, P60–P62			20	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current **(Note 1)** P30–P37, P52, P53			110	mA
$\Sigma I_{OH(avg)}$	"H" total average output current **(Note 1)** P00–P07, P10–P17, P20–P27, P30–P37			−10	mA
$\Sigma I_{OH(avg)}$	"H" total average output current **(Note 1)** P40–P47, P50–P57, P60–P62			−10	mA
$\Sigma I_{OL(avg)}$	"L" total average output current **(Note 1)** P00–P07, P10–P17, P20–P27			10	mA
$\Sigma I_{OL(avg)}$	"L" total average output current **(Note 1)** P40–P47, P50, P51, P54–P57, P60–P62			10	mA
$\Sigma I_{OL(avg)}$	"L" total average output current **(Note 1)** P30–P37, P52, P53			90	mA
$I_{OH(peak)}$	"H" peak output current **(Note 2)** P00–P07, P10–P17, P20–P27			−1.0	mA
$I_{OH(peak)}$	"H" peak output current **(Note 2)** P30–P37, P41–P47, P50–P57, P60–P62			−5.0	mA
$I_{OL(peak)}$	"L" peak output current **(Note 2)** P00–P07, P10–P17, P20–P27			10	mA
$I_{OL(peak)}$	"L" peak output current **(Note 2)** P40–P47, P50, P51, P54–P57, P60–P62			10	mA
$I_{OL(peak)}$	"L" peak output current **(Note 2)** P30–P37, P52, P53			30	mA
$I_{OH(avg)}$	"H" average output current **(Note 3)** P00–P07, P10–P17, P20–P27			−0.5	mA
$I_{OH(avg)}$	"H" average output current **(Note 3)** P40–P47, P50–P57, P60–P62			−2.5	mA
$I_{OL(avg)}$	"L" average output current **(Note 3)** P00–P07, P10–P17, P20–P27			5.0	mA
$I_{OL(avg)}$	"L" average output current **(Note 3)** P40–P47, P50, P51, P54–P57, P60–P62			5.0	mA
$I_{OL(avg)}$	"L" average output current **(Note 3)** P30–P37, P52, P53			15	mA

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
    2: The peak output current is the peak current flowing in each port.
    3: The average output current is average value measured over 100 ms.

Table 21 Recommended operating conditions (Flash memory version)

(Vcc = 2.5 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
f(CNTR0)	Timer X and Timer Y	(4.0 V ≤ Vcc ≤ 5.5 V)			4.0	MHz
f(CNTR1)	Input frequency (duty cycle 50%)	(Vcc ≤ 4.0 V)			(4✕Vcc−4)/3	MHz
f(Tclk)	Timer X, Timer Y, Timer 1, Timer 2, Timer 3 and Timer 4 Clock input frequency	(4.0 V ≤ Vcc ≤ 5.5 V)			8.0	MHz
	(Count source frequency of each timer)	(Vcc ≤ 4.0 V)			(8✕Vcc−8)/3	MHz
f(φ)	System clock φ frequency	(4.0 V ≤ Vcc ≤ 5.5 V)			4.0	MHz
		(Vcc ≤ 4.0 V)			(4✕Vcc−4)/3	MHz
f(XIN)	Main clock input oscillation frequency **(Note 1)**		1.0		8.0	MHz
f(XCIN)	Sub-clock input oscillation frequency **(Notes 1, 2)**			32.768	50	kHz

Notes 1: When the oscillation frequency has a duty cycle of 50%.

2: When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

Electrical Characteristics

Table 22 Electrical characteristics (Flash memory version)

(Vcc = 4.0 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	"H" output voltage P00–P07, P10–P17, P20–P27	IOH = −1 mA	Vcc−2.0			V
		IOH = −0.25 mA Vcc = 2.5 V	Vcc−0.8			V
VOH	"H" output voltage P30–P37, P40–P47, P50–P57, P60–P62	IOH = −5 mA	Vcc−2.0			V
		IOH = −1.5 mA	Vcc−0.5			V
		IOH = −1.25 mA Vcc = 2.5 V	Vcc−0.8			V
VOL	"L" output voltage P00–P07, P10–P17, P20–P27, P40–P47, P50, P51, P54–P57, P60–P62	IOL = 10 mA			2.0	V
		IOL = 3 mA			0.5	V
		IOL = 2.5 mA Vcc = 2.5 V			0.8	V
VOL	"L" output voltage P30–P37, P52, P53	IOL = 15 mA			2.0	V
		IOL = 4 mA Vcc = 2.5 V			0.8	V
VT+−VT-	Hysteresis INT0–INT2, CNTR0, CNTR1, P00–P03, P54–P57			0.5		V
VT+−VT-	Hysteresis SCLK1, SCLK2, RxD1, RxD2			0.5		V
VT+−VT-	Hysteresis RESET			0.5		V
IIH	"H" input current P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P62	VI = Vcc			5.0	μA
IIH	"H" input current RESET	VI = Vcc			5.0	μA
IIH	"H" input current XIN	VI = Vcc		4.0		μA
IIL	"L" input current P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P62	VI = Vss Pull-up "OFF"			−5.0	μA
		Vcc = 5.0 V, VI = Vss Pull-up "ON"	−60	−85	−240	μA
		Vcc = 3.0 V, VI = Vss Pull-up "ON"	−25	−40	−100	μA
IIL	"L" input current RESET	VI = Vss			−5.0	μA
IIL	"L" input current XIN	VI = Vss		−4.0		μA

Table 23 Electrical characteristics (Flash memory version)

(Vcc = 2.5 to 5.5 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
			Min.	Typ.	Max.	
V_{RAM}	RAM hold voltage	When clock is stopped	1.8		5.5	V
I_{CC}	Power source current	Frequency/2 mode, Vcc = 5 V $f(X_{IN})$ = 8 MHz $f(X_{CIN})$ = 32.768 kHz Output transistors "OFF", A-D converter in operating		5.0	7.2	mA
		Frequency/2 mode, Vcc = 5 V $f(X_{IN})$ = 8 MHz (in WIT state) $f(X_{CIN})$ = 32.768 kHz Output transistors "OFF", A-D converter stopped		1.0	2.0	mA
		Low-speed mode, V_{CC} = 5 V, Ta ≤ 55 °C $f(X_{IN})$ = stopped $f(X_{CIN})$ = 32.768 kHz Output transistors "OFF"		150	200	μA
		Low-speed mode, Vcc = 5 V, Ta = 25 °C $f(X_{IN})$ = stopped $f(X_{CIN})$ = 32.768 kHz (in WIT state) Output transistors "OFF"		6	10	μA
		Low-speed mode, V_{CC} = 3 V, Ta ≤ 55 °C $f(X_{IN})$ = stopped $f(X_{CIN})$ = 32.768 kHz Output transistors "OFF"		125	165	μA
		Low-speed mode, Vcc = 3 V, Ta = 25 °C $f(X_{IN})$ = stopped $f(X_{CIN})$ = 32.768 kHz (in WIT state) Output transistors "OFF"		3	6	μA
		All oscillation stopped (in STP state) Output transistors "OFF" Ta = 25 °C		0.1	1.0	μA
		Ta = 85 °C			10	μA

Table 24 Direct-electrical characteristics (Flash memory version)

(Vcc = 4.5 to 5.5 V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
			Min.	Typ.	Max.	
I_{PP1}	V_{PP} Power source current (at read)	$V_{PP} = V_{CC}$, at flash memory mode			100	μA
I_{PP2}	V_{PP} Power source current (at programming)				60	mA
I_{PP3}	V_{PP} Power source current (at erase)				30	mA
V_{PP}	V_{PP} Power source voltage	At flash memory mode	4.5		5.5	V

A-D Converter Characteristics

Table 25 A-D converter characteristics (Flash memory version)

(Vcc = 2.5 to 5.5 V, Vss = AVss = 0 V, Ta = −20 to 85°C, Port state = stopped, unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
—	Resolution				10	Bits
—	Absolute accuracy (quantification error excluded)	$V_{CC} = V_{REF} = 5$ V AD clock frequency = 4 MHz 10bitAD mode			±6	LSB
		$V_{CC} = V_{REF} = 2.5$ V AD clock frequency = 500 kHz 10bitAD mode, booster effective			±5	
		$V_{CC} = V_{REF} = 5$ V AD clock frequency = 4 MHz 8bitAD mode			±2	
		$V_{CC} = V_{REF} = 2.5$ V AD clock frequency = 1 MHz 8bitAD mode, booster effective				
T_{conv}	Conversion time	AD conversion clock selection bit :$X_{IN}/2$, 10bitAD mode			$tc(X_{IN}) \times 121$ (Note)	μs
R_{LADDER}	Ladder resistor		12	35	100	kΩ
I_{VREF}	Reference input current	$V_{REF} = 5$ V	50	150	200	μA
I_{IA}	Analog input current				5.0	μA

Note: When "Frequency/4, 8 or 16" is selected by the AD conversion clock selection bit, the above conversion time is multiplied by 2, 4 or 8.

LCD Power Supply Characteristics

Table 26 LCD power supply characteristics (when connecting division resistors for LCD power supply) (Flash memory version)

(Vcc = 2.5 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions			Min.	Typ.	Max.	Unit
R_{LCD}	Division resistor for LCD power supply (Note)	RSEL = "10"				200		kΩ
		RSEL = "11"				5		
		LCD drive timing A	LCD circuit division ratio = divided by 1	RSEL = "01"		120		
				RSEL = "00"		90		
			LCD circuit division ratio = divided by 2	RSEL = "01"		150		
				RSEL = "00"		120		
			LCD circuit division ratio = divided by 4	RSEL = "01"		170		
				RSEL = "00"		150		
			LCD circuit division ratio = divided by 8	RSEL = "01"		190		
				RSEL = "00"		170		
		LCD drive timing B	LCD circuit division ratio = divided by 1	RSEL = "01"		150		
				RSEL = "00"		120		
			LCD circuit division ratio = divided by 2	RSEL = "01"		170		
				RSEL = "00"		150		
			LCD circuit division ratio = divided by 4	RSEL = "01"		190		
				RSEL = "00"		170		
			LCD circuit division ratio = divided by 8	RSEL = "01"		190		
				RSEL = "00"		190		

Note: The value is the average of each one division resistor.

RENESAS
Renesas Technology Corp.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Timing Requirements And Switching Characteristics

Table 27 Timing requirements 1 (Flash memory version)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$tw(\overline{RESET})$	Reset input "L" pulse width	2			µs
$tc(X_{IN})$	Main clock input cycle time (X_{IN} input)	125		1000	ns
$twH(X_{IN})$	Main clock input "H" pulse width	50		500	ns
$twL(X_{IN})$	Main clock input "L" pulse width	50		500	ns
$tc(X_{CIN})$	Sub clock input cycle time	20			µs
$twH(X_{CIN})$	Sub clock input "H" pulse width	9			µs
$twL(X_{CIN})$	Sub clock input "L" pulse width	9			µs
$tc(CNTR)$	CNTR0, CNTR1 input cycle time	250			ns
$twH(CNTR)$	CNTR0, CNTR1 input "H" pulse width	105			ns
$twL(CNTR)$	CNTR0, CNTR1 input "L" pulse width	105			ns
$twH(INT)$	INT0–INT2 input "H" pulse width	80			ns
$twL(INT)$	INT0–INT2 input "L" pulse width	80			ns
$tc(S_{CLK})$	Serial I/O1, 2 clock input cycle time (Note)	800			ns
$twH(S_{CLK})$	Serial I/O1, 2 clock input "H" pulse width (Note)	370			ns
$twL(S_{CLK})$	Serial I/O1, 2 clock input "L" pulse width (Note)	370			ns
$tsu(RxD\text{-}S_{CLK})$	Serial I/O1, 2 input setup time	220			ns
$th(S_{CLK}\text{-}RxD)$	Serial I/O1, 2 input hold time	100			ns

Note : When bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "1" (clock synchronous).
Divide this value by four when bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "0" (UART).

Table 28 Timing requirements 2 (Flash memory version)

(Vcc = 2.5 to 4.0 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$tw(\overline{RESET})$	Reset input "L" pulse width	2			µs
$tc(X_{IN})$	Main clock input cycle time (X_{IN} input)	125		1000	ns
$twH(X_{IN})$	Main clock input "H" pulse width	50		500	ns
$twL(X_{IN})$	Main clock input "L" pulse width	50		500	ns
$tc(X_{CIN})$	Sub clock input cycle time	20			µs
$twH(X_{CIN})$	Sub clock input "H" pulse width	9			µs
$twL(X_{CIN})$	Sub clock input "L" pulse width	9			µs
$tc(CNTR)$	CNTR0, CNTR1 input cycle time	$750/(V_{CC}-1)$			ns
$twH(CNTR)$	CNTR0, CNTR1 input "H" pulse width	$tc(CNTR)/2-20$			ns
$twL(CNTR)$	CNTR0, CNTR1 input "L" pulse width	$tc(CNTR)/2-20$			ns
$twH(INT)$	INT0–INT2 input "H" pulse width	230			ns
$twL(INT)$	INT0–INT2 input "L" pulse width	230			ns
$tc(S_{CLK})$	Serial I/O1, 2 clock input cycle time (Note)	2000			ns
$twH(S_{CLK})$	Serial I/O1, 2 clock input "H" pulse width (Note)	950			ns
$twL(S_{CLK})$	Serial I/O1, 2 clock input "L" pulse width (Note)	950			ns
$tsu(RxD\text{-}S_{CLK})$	Serial I/O1, 2 input setup time	400			ns
$th(S_{CLK}\text{-}RxD)$	Serial I/O1, 2 input hold time	200			ns

Note : When bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "1" (clock synchronous).
Divide this value by four when bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "0" (UART).

Table 29 Switching characteristics 1 (Flash memory version)
(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$t_{WH}(S_{CLK})$	Serial I/O1, 2 clock output "H" pulse width		$t_c(S_{CLK})/2{-}30$			ns
$t_{WL}(S_{CLK})$	Serial I/O1, 2 clock output "L" pulse width		$t_c(S_{CLK})/2{-}30$			ns
$t_d(S_{CLK}\text{-}TxD)$	Serial I/O1, 2 output delay time **(Note 1)**				140	ns
$t_v(S_{CLK}\text{-}TxD)$	Serial I/O1, 2 output valid time **(Note 1)**		–30			ns
$t_r(S_{CLK})$	Serial I/O1, 2 clock output rising time				30	ns
$t_f(S_{CLK})$	Serial I/O1, 2 clock output falling time				30	ns
$t_r(CMOS)$	CMOS output rising time	P00–P07, P10–P17, P20–P27 **(Note 2)**		25	40	ns
		P30–P37, P40–P47, P50–P57, P60–P62 **(Note 2)**		15	30	ns
$t_f(CMOS)$	CMOS output falling time	P00–P07, P10–P17, P20–P27 **(Note 2)**		15	30	ns
		P30–P37, P40–P47, P50–P57, P60–P62 **(Note 2)**				

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE1₁₆ or 0FE4₁₆) is "0."
   2: The X$_{OUT}$, X$_{COUT}$ pins are excluded.

Table 30 Switching characteristics 2 (Flash memory version)
(Vcc = 2.5 to 4.0 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$t_{WH}(S_{CLK})$	Serial I/O1, 2 clock output "H" pulse width		$t_C(S_{CLK})/2{-}80$			ns
$t_{WL}(S_{CLK})$	Serial I/O1, 2 clock output "L" pulse width		$t_C(S_{CLK})/2{-}80$			ns
$t_d(S_{CLK}\text{-}TxD)$	Serial I/O1, 2 output delay time **(Note 1)**				400	ns
$t_v(S_{CLK}\text{-}TxD)$	Serial I/O1, 2 output valid time **(Note 1)**		–30			ns
$t_r(S_{CLK})$	Serial I/O1, 2 clock output rising time				80	ns
$t_f(S_{CLK})$	Serial I/O1, 2 clock output falling time				80	ns
$t_r(CMOS)$	CMOS output rising time	P00–P07, P10–P17, P20–P27 **(Note 2)**		60	120	ns
		P30–P37, P40–P47, P50–P57, P60–P62 **(Note 2)**		40	80	ns
$t_f(CMOS)$	CMOS output falling time	P00–P07, P10–P17, P20–P27 **(Note 2)**		40	80	ns
		P30–P37, P40–P47, P50–P57, P60–P62 **(Note 2)**				

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE1₁₆ or 0FE4₁₆) is "0."
   2: The X$_{OUT}$, X$_{COUT}$ pins are excluded.

Measurement output pin — 100pF — CMOS output

Measurement output pin — 1kΩ — 100pF — N-channel open-drain output (Note)

Note: When bit 4 of the UART control register
(address 0EF1₁₆ or 0FE4₁₆) is "1."
(N-channel open-drain output mode)

Fig. 83 Circuit for measuring output switching characteristics

RENESAS
Renesas Technology Corp.

Fig. 84 Timing chart

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Table 31 Absolute maximum ratings (Mask ROM version)

Symbol	Parameter		Conditions	Ratings	Unit
V_{CC}	Power source voltage		All voltages are based on Vss. Output transistors are cut off.	−0.3 to 6.5	V
V_I	Input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P62		−0.3 to V_{CC}+0.3	V
V_I	Input voltage	V_{L1}		−0.3 to V_{L2}	V
V_I	Input voltage	V_{L2}		V_{L1} to V_{L3}	V
V_I	Input voltage	V_{L3}		V_{L2} to 6.5	V
V_I	Input voltage	$\overline{RESET}$, X_{IN}, CNV_{SS}		−0.3 to V_{CC}+0.3	V
V_O	Output voltage P00–P07, P10–P17, P20–P27		At output port	−0.3 to V_{CC}+0.3	V
			At segment output	−0.3 to V_{L3}+0.3	V
V_O	Output voltage COM0–COM3			−0.3 to V_{L3}+0.3	V
V_O	Output voltage P30–P37, P40–P47, P50–P57, P60–P62			−0.3 to V_{CC}+0.3	V
V_O	Output voltage X_{OUT}			−0.3 to V_{CC}+0.3	V
P_d	Power dissipation		Ta = 25°C	300	mW
T_{opr}	Operating temperature			−20 to 85	°C
T_{stg}	Storage temperature			−40 to 125	°C

Recommended Operating Conditions

Table 32 Recommended operating conditions (Mask ROM version)
(Vcc = 1.8 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter			Limits			Unit
				Min.	Typ.	Max.	
V_{CC}	Power source voltage		$f(\phi)$ = 4 MHz	4.0	5.0	5.5	V
			$f(\phi)$ = 2 MHz	2.0	5.0	5.5	V
			$f(\phi)$ = 1 MHz	1.8	5.0	5.5	V
			Low-speed mode	1.8	5.0	5.5	V
V_{SS}	Power source voltage				0		V
V_{L3}	Power source voltage for LCD			2.5		5.5	V
V_{REF}	A-D converter reference voltage			2.0		V_{CC}	V
AV_{SS}	Analog power source voltage				0		V
V_{IA}	Analog input voltage AN0–AN7			AV_{SS}		V_{CC}	V
V_{IH}	"H" input voltage	P04–P07, P10–P17, P20–P27, P30, P32, P35, P36, P40–P47, P52, P53, P62		0.7V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage	P00–P03, P31, P33, P34, P37, P50, P51, P54–P57, P60, P61		0.8V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage	$\overline{RESET}$	2.2 V ≤ Vcc ≤ 5.5 V	0.8V_{CC}		V_{CC}	V
			Vcc ≤ 2.2 V	$V_{CC} - \dfrac{65 \times V_{CC} - 99}{100}$		V_{CC}	
V_{IH}	"H" input voltage	X_{IN}, X_{CIN}		1.5		V_{CC}	V
V_{IL}	"L" input voltage	P04–P07, P10–P17, P20–P27, P30, P32, P35, P36, P40–P47, P52, P53, P62		0		0.3V_{CC}	V
V_{IL}	"L" input voltage	P00–P03, P31, P33, P34, P37, P50, P51, P54–P57, P60, P61, CNV_{SS}		0		0.2V_{CC}	V
V_{IL}	"L" input voltage	$\overline{RESET}$	2.2 V ≤ Vcc ≤ 5.5 V	0		0.2V_{CC}	V
			Vcc ≤ 2.2 V	0		$\dfrac{65 \times V_{CC} - 99}{100}$	
V_{IL}	"L" input voltage	X_{IN}, X_{CIN}		0		0.4	V

RENESAS
Renesas Technology Corp.

Table 33 Recommended operating conditions

(Vcc = 1.8 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$\Sigma I_{OH(peak)}$	"H" total peak output current **(Note 1)** P00–P07, P10–P17, P20–P27, P30–P37			−20	mA
$\Sigma I_{OH(peak)}$	"H" total peak output current **(Note 1)** P40–P47, P50–P57, P60–P62			−20	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current **(Note 1)** P00–P07, P10–P17, P20–P27			20	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current **(Note 1)** P40–P47, P50, P51, P54–P57, P60–P62			20	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current **(Note 1)** P30–P37, P52, P53			110	mA
$\Sigma I_{OH(avg)}$	"H" total average output current **(Note 1)** P00–P07, P10–P17, P20–P27, P30–P37			−10	mA
$\Sigma I_{OH(avg)}$	"H" total average output current **(Note 1)** P40–P47, P50–P57, P60–P62			−10	mA
$\Sigma I_{OL(avg)}$	"L" total average output current **(Note 1)** P00–P07, P10–P17, P20–P27			10	mA
$\Sigma I_{OL(avg)}$	"L" total average output current **(Note 1)** P40–P47, P50, P51, P54–P57, P60–P62			10	mA
$\Sigma I_{OL(avg)}$	"L" total average output current **(Note 1)** P30–P37, P52, P53			90	mA
$I_{OH(peak)}$	"H" peak output current **(Note 2)** P00–P07, P10–P17, P20–P27			−1.0	mA
$I_{OH(peak)}$	"H" peak output current **(Note 2)** P30–P37, P41–P47, P50–P57, P60–P62			−5.0	mA
$I_{OL(peak)}$	"L" peak output current **(Note 2)** P00–P07, P10–P17, P20–P27			10	mA
$I_{OL(peak)}$	"L" peak output current **(Note 2)** P40–P47, P50, P51, P54–P57, P60–P62			10	mA
$I_{OL(peak)}$	"L" peak output current **(Note 2)** P30–P37, P52, P53			30	mA
$I_{OH(avg)}$	"H" average output current **(Note 3)** P00–P07, P10–P17, P20–P27			−0.5	mA
$I_{OH(avg)}$	"H" average output current **(Note 3)** P40–P47, P50–P57, P60–P62			−2.5	mA
$I_{OL(avg)}$	"L" average output current **(Note 3)** P00–P07, P10–P17, P20–P27			5.0	mA
$I_{OL(avg)}$	"L" average output current **(Note 3)** P40–P47, P50, P51, P54–P57, P60–P62			5.0	mA
$I_{OL(avg)}$	"L" average output current **(Note 3)** P30–P37, P52, P53			15	mA

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
  2: The peak output current is the peak current flowing in each port.
  3: The average output current is average value measured over 100 ms.

Table 34 Recommended operating conditions (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
f(CNTR0) f(CNTR1)	Timer X and Timer Y Input frequency (duty cycle 50%)	(4.0 V ≤ Vcc ≤ 5.5 V)			4.0	MHz
		(2.0 V ≤ Vcc ≤ 4.0 V)			Vcc	MHz
		(Vcc ≤ 2.0 V)			5$\times$Vcc−8	MHz
f(Tclk)	Timer X, Timer Y, Timer 1, Timer 2, Timer 3 and Timer 4 Clock input frequency (Count source frequency of each timer)	(4.0 V ≤ Vcc ≤ 5.5 V)			8.0	MHz
		(2.0 V ≤ Vcc ≤ 4.0 V)			2$\times$Vcc	MHz
		(Vcc ≤ 2.0 V)			10$\times$Vcc−16	MHz
f(ϕ)	System clock ϕ frequency	(4.0 V ≤ Vcc ≤ 5.5 V)			4.0	MHz
		(2.0 V ≤ Vcc ≤ 4.0 V)			Vcc	MHz
		(Vcc ≤ 2.0 V)			5$\times$Vcc−8	MHz
f(XIN)	Main clock input oscillation frequency **(Note 1)**	(2.0 V ≤ Vcc ≤ 5.5 V)	1.0		8.0	MHz
		(Vcc ≤ 2.0 V)	1.0		20$\times$Vcc−32	MHz
f(XCIN)	Sub-clock input oscillation frequency **(Notes 1, 2)**			32.768	50	kHz

Notes 1: When the oscillation frequency has a duty cycle of 50%.
     2: When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

Electrical Characteristics

Table 35 Electrical characteristics (Mask ROM version)

(Vcc = 4.0 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	"H" output voltage P00–P07, P10–P17, P20–P27	IOH = −1 mA	Vcc−2.0			V
		IOH = −0.25 mA Vcc = 1.8 V	Vcc−0.8			V
VOH	"H" output voltage P30–P37, P40–P47, P50–P57, P60–P62	IOH = −5 mA	Vcc−2.0			V
		IOH = −1.5 mA	Vcc−0.5			V
		IOH = −1.25 mA Vcc = 1.8 V	Vcc−0.8			V
VOL	"L" output voltage P00–P07, P10–P17, P20–P27, P40–P47, P50, P51, P54–P57, P60–P62	IOL = 10 mA			2.0	V
		IOL = 3 mA			0.5	V
		IOL = 2.5 mA Vcc = 1.8 V			0.8	V
VOL	"L" output voltage P30–P37, P52, P53	IOL = 15 mA			2.0	V
		IOL = 4 mA Vcc = 1.8 V			0.8	V
VT+−VT-	Hysteresis INT0–INT2, CNTR0, CNTR1, P00–P03, P54–P57			0.5		V
VT+−VT-	Hysteresis SCLK1, SCLK2, RxD1, RxD2			0.5		V
VT+−VT-	Hysteresis $\overline{RESET}$			0.5		V
IIH	"H" input current P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P62	VI = Vcc			5.0	μA
IIH	"H" input current $\overline{RESET}$	VI = Vcc			5.0	μA
IIH	"H" input current XIN	VI = Vcc		4.0		μA
IIL	"L" input current P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P62	VI = Vss Pull-up "OFF"			−5.0	μA
		Vcc = 5.0 V, VI = Vss Pull-up "ON"	−60	−120	−240	μA
		Vcc = 1.8 V, VI = Vss Pull-up "ON"	−5.0	−20	−40	μA
IIL	"L" input current $\overline{RESET}$	VI = Vss			−5.0	μA
IIL	"L" input current XIN	VI = Vss		−4.0		μA

RENESAS
Renesas Technology Corp.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Table 36 Electrical characteristics (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
V$_{RAM}$	RAM hold voltage	When clock is stopped		1.8		5.5	V
I$_{CC}$	Power source current	Frequency/2 mode, Vcc = 5 V f(X$_{IN}$) = 8 MHz f(X$_{CIN}$) = 32.768 kHz Output transistors "OFF", A-D converter in operating			2.7	4.2	mA
		Frequency/2 mode, Vcc = 5 V f(X$_{IN}$) = 8 MHz (in WIT state) f(X$_{CIN}$) = 32.768 kHz Output transistors "OFF", A-D converter stopped			1.0	2.0	mA
		Low-speed mode, V$_{CC}$ = 5 V, Ta ≤ 55 °C f(X$_{IN}$) = stopped f(X$_{CIN}$) = 32.768 kHz Output transistors "OFF"			14	21	μA
		Low-speed mode, V$_{CC}$ = 5 V, Ta = 25 °C f(X$_{IN}$) = stopped f(X$_{CIN}$) = 32.768 kHz (in WIT state) Output transistors "OFF"			6	10	μA
		Low-speed mode, V$_{CC}$ = 3 V, Ta ≤ 55 °C f(X$_{IN}$) = stopped f(X$_{CIN}$) = 32.768 kHz Output transistors "OFF"			7	12	μA
		Low-speed mode, V$_{CC}$ = 3 V, Ta = 25 °C f(X$_{IN}$) = stopped f(X$_{CIN}$) = 32.768 kHz (in WIT state) Output transistors "OFF"			3	6	μA
		All oscillation stopped (in STP state) Output transistors "OFF"	Ta = 25 °C		0.1	1.0	μA
			Ta = 85 °C			10	μA

A-D Converter Characteristics

Table 37 A-D converter characteristics (Mask ROM version)

(Vcc = 2.2 to 5.5 V, Vss = AVss = 0 V, Ta = −20 to 85°C, Port state = stopped, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				10	Bits
—	Absolute accuracy (quantification error excluded)	V_{CC} = V_{REF} = 5 V AD clock frequency = 4 MHz 10bitAD mode			±5	LSB
		V_{CC} = V_{REF} = 2.2 V AD clock frequency = 500 kHz 10bitAD mode, booster effective			±4	
		V_{CC} = V_{REF} = 5 V AD clock frequency = 4 MHz 8bitAD mode			±2	
		V_{CC} = V_{REF} = 2.2 V AD clock frequency = 1 MHz 8bitAD mode, booster effective				
T_{conv}	Conversion time	AD conversion clock selection bit :X_{IN}/2, 10bitAD mode			$t_c(X_{IN})$×121 (Note)	µs
R_{LADDER}	Ladder resistor		12	35	100	kΩ
I_{VREF}	Reference input current	V_{REF} = 5 V	50	150	200	µA
I_{IA}	Analog input current				5.0	µA

Note: When "Frequency/4, 8 or 16" is selected by the AD conversion clock selection bit, the above conversion time is multiplied by 2, 4 or 8.

LCD Power Supply Characteristics

Table 38 LCD power supply characteristics (when connecting division resistors for LCD power supply) (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
					Min.	Typ.	Max.	
R_{LCD}	Division resistor for LCD power supply (Note)	RSEL = "10"				200		kΩ
		RSEL = "11"				5		
		LCD drive timing A	LCD circuit division ratio = divided by 1	RSEL = "01"		120		
				RSEL = "00"		90		
			LCD circuit division ratio = divided by 2	RSEL = "01"		150		
				RSEL = "00"		120		
			LCD circuit division ratio = divided by 4	RSEL = "01"		170		
				RSEL = "00"		150		
			LCD circuit division ratio = divided by 8	RSEL = "01"		190		
				RSEL = "00"		170		
		LCD drive timing B	LCD circuit division ratio = divided by 1	RSEL = "01"		150		
				RSEL = "00"		120		
			LCD circuit division ratio = divided by 2	RSEL = "01"		170		
				RSEL = "00"		150		
			LCD circuit division ratio = divided by 4	RSEL = "01"		190		
				RSEL = "00"		170		
			LCD circuit division ratio = divided by 8	RSEL = "01"		190		
				RSEL = "00"		190		

Note: The value is the average of each one division resistor.

RENESAS
RenesasTechnology Corp.

Timing Requirements And Switching Characteristics

Table 39 Timing requirements 1 (Mask ROM version)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_w(\overline{RESET})$	Reset input "L" pulse width	2			μs
$t_c(X_{IN})$	Main clock input cycle time (X_{IN} input)	125		1000	ns
$t_{wH}(X_{IN})$	Main clock input "H" pulse width	50		500	ns
$t_{wL}(X_{IN})$	Main clock input "L" pulse width	50		500	ns
$t_c(X_{CIN})$	Sub clock input cycle time	20			μs
$t_{wH}(X_{CIN})$	Sub clock input "H" pulse width	9			μs
$t_{wL}(X_{CIN})$	Sub clock input "L" pulse width	9			μs
$t_c(CNTR)$	$CNTR_0$, $CNTR_1$ input cycle time	250			ns
$t_{wH}(CNTR)$	$CNTR_0$, $CNTR_1$ input "H" pulse width	105			ns
$t_{wL}(CNTR)$	$CNTR_0$, $CNTR_1$ input "L" pulse width	105			ns
$t_{wH}(INT)$	INT_0–INT_2 input "H" pulse width	80			ns
$t_{wL}(INT)$	INT_0–INT_2 input "L" pulse width	80			ns
$t_c(S_{CLK})$	Serial I/O1, 2 clock input cycle time (Note)	800			ns
$t_{wH}(S_{CLK})$	Serial I/O1, 2 clock input "H" pulse width (Note)	370			ns
$t_{wL}(S_{CLK})$	Serial I/O1, 2 clock input "L" pulse width (Note)	370			ns
$t_{su}(RxD-S_{CLK})$	Serial I/O1, 2 input setup time	220			ns
$t_h(S_{CLK}-RxD)$	Serial I/O1, 2 input hold time	100			ns

Note : When bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "1" (clock synchronous).
Divide this value by four when bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "0" (UART).

Table 40 Timing requirements 2 (Mask ROM version)

(Vcc = 1.8 to 4.0 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$t_w(\overline{RESET})$	Reset input "L" pulse width		2			μs
$t_c(X_{IN})$	Main clock input cycle time (X_{IN} input)	2.0 V ≤ Vcc ≤ 4.0 V	125		1000	ns
		Vcc ≤ 2.0 V	250/(5✕Vcc–8)		1000	ns
$t_{wH}(X_{IN})$	Main clock input "H" pulse width	2.0 V ≤ Vcc ≤ 4.0 V	50		500	ns
		Vcc ≤ 2.0 V	$t_c(X_{IN})$/2–12.5		500	ns
$t_{wL}(X_{IN})$	Main clock input "L" pulse width	2.0 V ≤ Vcc ≤ 4.0 V	50		500	ns
		Vcc ≤ 2.0 V	$t_c(X_{IN})$/2–12.5		500	ns
$t_c(X_{CIN})$	Sub clock input cycle time		20			μs
$t_{wH}(X_{CIN})$	Sub clock input "H" pulse width		9			μs
$t_{wL}(X_{CIN})$	Sub clock input "L" pulse width		9			μs
$t_c(CNTR)$	$CNTR_0$, $CNTR_1$ input cycle time	2.0 V ≤ Vcc ≤ 4.0 V	1000/Vcc			ns
		Vcc ≤ 2.0 V	1000/(5✕Vcc–8)			ns
$t_{wH}(CNTR)$	$CNTR_0$, $CNTR_1$ input "H" pulse width		$t_c(CNTR)$/2–20			ns
$t_{wL}(CNTR)$	$CNTR_0$, $CNTR_1$ input "L" pulse width		$t_c(CNTR)$/2–20			ns
$t_{wH}(INT)$	INT_0–INT_2 input "H" pulse width		230			ns
$t_{wL}(INT)$	INT_0–INT_2 input "L" pulse width		230			ns
$t_c(S_{CLK})$	Serial I/O1, 2 clock input cycle time (Note)		2000			ns
$t_{wH}(S_{CLK})$	Serial I/O1, 2 clock input "H" pulse width (Note)		950			ns
$t_{wL}(S_{CLK})$	Serial I/O1, 2 clock input "L" pulse width (Note)		950			ns
$t_{su}(RxD-S_{CLK})$	Serial I/O1, 2 input setup time		400			ns
$t_h(S_{CLK}-RxD)$	Serial I/O1, 2 input hold time		200			ns

Note : When bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "1" (clock synchronous).
Divide this value by four when bit 6 of address 0FE0₁₆ or 0FE3₁₆ is "0" (UART).

Table 41 Switching characteristics 1 (Mask ROM version)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$t_{wH}(S_{CLK})$	Serial I/O1, 2 clock output "H" pulse width		$t_c(S_{CLK})/2-30$			ns
$t_{wL}(S_{CLK})$	Serial I/O1, 2 clock output "L" pulse width		$t_c(S_{CLK})/2-30$			ns
$t_d(S_{CLK}\text{-TxD})$	Serial I/O1, 2 output delay time	(Note 1)			140	ns
$t_v(S_{CLK}\text{-TxD})$	Serial I/O1, 2 output valid time	(Note 1)	−30			ns
$t_r(S_{CLK})$	Serial I/O1, 2 clock output rising time				30	ns
$t_f(S_{CLK})$	Serial I/O1, 2 clock output falling time				30	ns
$t_r(CMOS)$	CMOS output rising time	P00–P07, P10–P17, P20–P27 (**Note 2**)		25	40	ns
		P30–P37, P40–P47, P50–P57, P60–P62 (**Note 2**)		15	30	ns
$t_f(CMOS)$	CMOS output falling time	P00–P07, P10–P17, P20–P27 (**Note 2**)		15	30	ns
		P30–P37, P40–P47, P50–P57, P60–P62 (**Note 2**)				

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE1₁₆ or 0FE4₁₆) is "0."
    2: The X_OUT, X_COUT pins are excluded.

Table 42 Switching characteristics 2 (Mask ROM version)

(Vcc = 1.8 to 4.0 V, Vss = 0 V, Ta = −20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$t_{wH}(S_{CLK})$	Serial I/O1, 2 clock output "H" pulse width		$t_C(S_{CLK})/2-80$			ns
$t_{wL}(S_{CLK})$	Serial I/O1, 2 clock output "L" pulse width		$t_C(S_{CLK})/2-80$			ns
$t_d(S_{CLK}\text{-TxD})$	Serial I/O1, 2 output delay time	(Note 1)			400	ns
$t_v(S_{CLK}\text{-TxD})$	Serial I/O1, 2 output valid time	(Note 1)	−30			ns
$t_r(S_{CLK})$	Serial I/O1, 2 clock output rising time				80	ns
$t_f(S_{CLK})$	Serial I/O1, 2 clock output falling time				80	ns
$t_r(CMOS)$	CMOS output rising time	P00–P07, P10–P17, P20–P27 (**Note 2**)		60	120	ns
		P30–P37, P40–P47, P50–P57, P60–P62 (**Note 2**)		40	80	ns
$t_f(CMOS)$	CMOS output falling time	P00–P07, P10–P17, P20–P27 (**Note 2**)		40	80	ns
		P30–P37, P40–P47, P50–P57, P60–P62 (**Note 2**)				

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE1₁₆ or 0FE4₁₆) is "0."
    2: The X_OUT, X_COUT pins are excluded.

Fig. 85 Circuit for measuring output switching characteristics

RENESAS
Renesas Technology Corp.

Fig. 86 Timing chart

PACKAGE OUTLINE

64P6U-A (MMP)

Plastic 64pin 14×14mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP64-P-1414-0.8	–		Cu Alloy

Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	–	–	1.7
A1	0	0.1	0.2
A2	–	1.4	–
b	0.32	0.37	0.45
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
e	–	0.8	
HD	15.8	16.0	16.2
HE	15.8	16.0	16.2
L	0.3	0.5	0.7
L1	–	1.0	–
Lp	0.45	0.6	0.75
A3	–	0.25	–
x	–	–	0.2
y	–	–	0.1
θ	0°	–	8°
b2	–	0.5	–
l2	0.95	–	–
MD	–	14.4	–
ME	–	14.4	–

Detail F

64P6Q-A

Plastic 64pin 10×10mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP64-P-1010-0.50	–	–	Cu Alloy

Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	–	–	1.7
A1	0	0.1	0.2
A2	–	1.4	–
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	9.9	10.0	10.1
E	9.9	10.0	10.1
e	–	0.5	–
HD	11.8	12.0	12.2
HE	11.8	12.0	12.2
L	0.3	0.5	0.7
L1	–	1.0	–
Lp	0.45	0.6	0.75
A3	–	0.25	–
x	–	–	0.08
y	–	–	0.1
θ	0°	–	10°
b2	–	0.225	–
l2	1.0	–	–
MD	–	10.4	–
ME	–	10.4	–

Detail F

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

38C2 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

RENESAS
Renesas Technology Corp.

REVISION DESCRIPTION LIST	38C2 GROUP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	000830
1.1	P53 Table 12 Recommended operating condition Parameter of V_{IH}, V_{IL} : "X$_{IN}$" (wrong) $\rightarrow$ "X$_{IN}$, X$_{CIN}$" (correct)	000901

2.0	P1: FEATURES;
	
	    The minimum instruction execution time; 0.25 µs $\rightarrow$ 0.50 µs
	
	    Power source voltage; Through-mode $\rightarrow$ Frequency/2 mode, Frequency/2 $\rightarrow$ Frequency/4
	
	    Power dissipation; In through-mode......26 mW $\rightarrow$ In frequency/2 mode ....14 mW
	
	    PIN CONFIGURATION Package type: 64P6N-A $\rightarrow$ 64P6U-A
	
	P5 PART NUMBERING Fig. 3 Package type: 64P6N-A $\rightarrow$ 64P6U-A
	
	P6 GROUP EXPANSION Packages: 64P6N-A $\rightarrow$ 64P6U-A
	
	    Table 3 Package: 64P6N-A $\rightarrow$ 64P6U-A, Remarks: "Under planning" added
	
	P10: Fig. 7 Main clock (X$_{IN}$-X$_{OUT}$) division ratio selection bits (b5, b4); 1 1: Not available
	
	P13: Fig. 11 Note 2 about VLSEL added
	
	P34: Fig. 30 AD conversion clock selection bits (b5, b4)
	
	    0 0: Frequency not divided $\rightarrow$ X$_{IN}$/2
	
	    0 1: Frequency/2 $\rightarrow$ X$_{IN}$/4
	
	    1 0: Frequency/4 $\rightarrow$ X$_{IN}$/8
	
	    1 1: Frequency/8 $\rightarrow$ X$_{IN}$/16
	
	P35: Fig. 32 Note 2 about VLSEL added
	
	P38: Fig. 35 Note 1 about RSEL and Note 2 about VLSEL added
	
	P44: Standard Operation of Watchdog Timer;
	
	    through, frequency/2/4/8 mode $\rightarrow$ frequency/2/4/8 mode
	
	P48: (4) Through-mode eliminated
	
	    Notes on Clock Generating Circuit;
	
	    through-, frequency/2/4, or 8 mode $\rightarrow$ frequency/2/4, or 8 mode
	
	P49: Fig. 52; Description about through-mode eliminated
	
	P50: Fig. 53; Description about through-mode eliminated
	
	P52: NOTES ON PROGRAMMING; Notes on LCD eliminated, Notes on A-D Converter revised
	
	P53, P54: NOTES ON USE added
		010302

Rev. No.	Revision Description	Rev. date

2.0	P55: Table 12; V_{CC} and V_{REF} revised, V_{L3} added, V_{IH} $\overline{RESET}$ <u>0.9</u> V_{CC} → <u>0.8</u> V_{CC}
	
	P57: Table 14; revised
	
	P58: Table 16; I_{CC} revised
	
	P59: Table 17; revised
	
	P60: Table 19; $t_{wH}(X_{IN})$ 45 → 50, $t_{wL}(X_{IN})$ 40 → 50
	    Table 20; $t_c(X_{IN})$, $t_{wH}(X_{IN})$, $t_{wL}(X_{IN})$, $t_c(CNTR)$ revised
	
	P61: Table 21; $t_r(CMOS)$, $t_f(CMOS)$ revised
	    Table 22; $t_{wH}(S_{CLK})$, $t_{wL}(X_{IN})$ $t_c(S_{CLK})/2$-<u>50</u> → $t_c(S_{CLK})/2$-<u>80</u>, $t_r(CMOS)$, $t_f(CMOS)$ revised
	
	P63: 64P6N-A Package eliminated, 64P6U-A Package added
		010302

2.1	P12: Fig. 9; Address 0FFF₁₆ "Access disabled" added P20: Fig. 17; Segment output disable register <u>1</u> → Segment output disable register <u>0</u> P44: Fig. 42; System clock control bit "1" → "<u>0</u>", "0" → "<u>1</u>", RESET$_{IN}$ → RESET P45: Fig. 45; bits 7 to 2 "Do not write these bits to "1"." added	010425
3.0	P1: Power source voltage, Power dissipation, Pin configuration revised. Note added. P35: Fig. 30 Boolster selection bit (b7); Note added. P39: Fig. 35 Note 1 revised, Note 3 added. P40: Note 3 added. P53: Note on A-D Converter revised. P54: Note on V_{L3} pin revised. P56–P89: FLASH MEMORY MODE added. P92: Table 34 $f(X_{IN})$ Min. <u>1.0</u> added. P95: Table 39, Table 40 $t_c(X_{IN})$, $t_{wH}(X_{IN})$, $t_{wL}(X_{IN})$ revised, $t_c(X_{CIN})$, $t_{wH}(X_{CIN})$, $t_{wL}(X_{CIN})$ added. P96: Table 42 $t_d(S_{CLK}$-TxD) Serial I/O1, 2 output delay time revised. 350 → 400 P97: Fig. 86 X_{CIN} added. P98: Package outline 64P6U-A revised.	010615
3.1	P1: ■ Note eliminated. P7: Table 3; date revised, "(Under planning)" eliminated. P23: Timer description added. P35: [Comparator and Control Circuit]; description added. P49: CLOCK GENERATING CIRCUIT; description added, Fig. 51 revised. P51: Fig. 53; System clock = Sub-clock $f(X_{CIN})$ CM6=1 → CM6=0 P55: (4) Wiring to V_{PP} pin of flash memory version P68: Table 14 Title revised. P69: Fig. 69 Title revised. P86: Table 25; Absolute accuracy revised.	011101