Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI MICROCOMPUTERS 4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 4506 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has a reload register), interrupts, and 10-bit A-D converter.

The various microcomputers in the 4506 Group include variations of the built-in memory size as shown in the table below.

FEATURES

- ullet Minimum instruction execution time 0.68 μ s (at 4.4 MHz oscillation frequency, in high-speed mode)
- (It depends on the oscillation frequency and operating mode.)

| ● Timers | |
|------------------------------|------------------------------------|
| Timer 1 | 8-bit timer with a reload register |
| Timer 2 | 8-bit timer with a reload register |
| ●Interrupt | 4 sources |
| ●Key-on wakeup function pins | 12 |
| ●Input/Output port | 14 |
| ●A-D converter10-b | oit successive comparison method |
| ■Watchdog timer | |

- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation)
- LED drive directly enabled (port D)

APPLICATION


Electrical household appliance, consumer electronic products, office automation equipment, etc.

| Product | ROM (PROM) size (X 10 bits) | RAM size (X 4 bits) | Package | ROM type |
|----------------------------|--------------------------------|------------------------|---------|---------------|
| M34506M2-XXXFP | 2048 words | 128 words | 20P2N-A | Mask ROM |
| M34506M4-XXXFP | 4096 words | 256 words | 20P2N-A | Mask ROM |
| M34506E4FP (Note) | 4096 words | 256 words | 20P2N-A | One Time PROM |

Note: Shipped in blank.




PIN CONFIGURATION



Pin configuration (top view) (4506 Group)

BLOCK DIAGRAM



PERFORMANCE OVERVIEW

| | Paramete | r | Function | | | |
|------------------------------------|--------------|-----------------|---|--|--|--|
| Number of bas | sic instruct | ions | 110 | | | |
| Minimum instruction execution time | | cution time | $0.68~\mu s$ (at 4.4 MHz oscillation frequency, in high-speed mode) | | | |
| Memory sizes | ROM M34506M2 | | 2048 words X 10 bits | | | |
| | | M34506M4/E4 | 4096 words X 10 bits | | | |
| | RAM | M34506M2 | 128 words X 4 bits | | | |
| | | M34506M4/E4 | 256 words X 4 bits | | | |
| Input/Output ports | D0-D3 | I/O | Four independent I/O ports . Input is examined by skip decision. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively. | | | |
| | P00-P03 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. | | | |
| | P10-P13 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively. | | | |
| | P20, P21 | I/O | 2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P20 and P21 are also used as AINO and AIN1, respectively. | | | |
| | С | I/O | 1-bit I/O; Port C is also used as port D2. | | | |
| | K | I/O | 1-bit I/O; Port K is also used as port D3. | | | |
| | CNTR | Timer I/O | 1-bit I/O; CNTR pin is also used as port P12. | | | |
| | INT | Interrupt input | 1-bit input; INT pin is also used as port P13. | | | |
| | AIN0, AIN1 | Analog input | Two independent I/O ports; AINO, AIN1 are also used as P20 and P21, respectively. | | | |
| Timers | Timer 1 | | 8-bit programmable timer with a reload register. | | | |
| | Timer 2 | | 8-bit programmable timer with a reload register and has a event counter. | | | |
| A-D converter | | | 10-bit wide, This is equipped with an 8-bit comparator function. | | | |
| | Analog in | out | 2 channel (AIN0 pin, AIN1 pin) | | | |
| Interrupt | Sources | | 4 (one for external, two for timer, one for A-D) | | | |
| | Nesting | | 1 level | | | |
| Subroutine ne | sting | | 8 levels | | | |
| Device structu | ire | | CMOS silicon gate | | | |
| Package | | | 20-pin plastic molded SOP (20P2N-A) | | | |
| Operating temperature range | | ange | −20 °C to 85 °C | | | |
| Supply voltage | | | 2.0 V to 5.5 V (It depends on the oscillation frequency and operating mode. Refer to the recommended operating condition.) | | | |
| Power dissipation | Active mo | de | 1.7 mA (at VDD = 5.0 V, 4.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state) | | | |
| (typical value) | | | 0.5 mA (at VDD = 3.0 V, 2.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state) | | | |
| | RAM back | c-up mode | 0.1 μ A (at room temperature, VDD = 5 V, output transistors in the cut-off state) | | | |



PIN DESCRIPTION

| Pin | Name | Input/Output | Function |
|-----------|---------------------|--------------|--|
| VDD | Power supply | _ | Connected to a plus power supply. |
| Vss | Ground | _ | Connected to a 0 V power supply. |
| CNVss | CNVss | _ | Connect CNVss to Vss and apply "L" (0V) to CNVss certainly. |
| RESET | Reset input/output | I/O | An N-channel open-drain I/O pin for a system reset. When the watchdog timer cause the system to be reset, the RESET pin outputs "L" level. |
| XIN | System clock input | Input | I/O pins of the system clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them. When using |
| Xout | System clock output | Output | the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open. |
| D0-D3 | I/O port D | I/O | Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input use, set the latch of the specified bit to "1." Input is examined by skip decision. The output structure is N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively. |
| P00-P03 | I/O port P0 | I/O | Port P0 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. |
| P10-P13 | I/O port P1 | I/O | Port P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively. |
| P20, P21 | I/O port P2 | I/O | Port P2 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P2o and P21 are also used as AINO and AIN1, respectively. |
| Port C | I/O port C | I/O | 1-bit I/O port. Port C can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port C has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port C is also used as port D2. |
| Port K | I/O port K | I/O | 1-bit I/O port. Port K can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port K has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port K is also used as port D3. |
| CNTR | Timer input/output | I/O | CNTR pin has the function to input the clock for the timer 2 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. This pin is also used as port P12. |
| INT | Interrupt input | Input | INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port P13. |
| AIN0-AIN1 | Analog input | Input | A-D converter analog input pins. AIN0 and AIN1 are also used as ports P20 and P21, respectively. |

MULTIFUNCTION

| Pin | Multifunction | Pin | Multifunction | Pin | Multifunction | Pin | Multifunction |
|-----|---------------|------|---------------|-----|---------------|------|---------------|
| D2 | С | С | D2 | P20 | AIN0 | AIN0 | P20 |
| D3 | K | K | D3 | P21 | AIN1 | AIN1 | P21 |
| P12 | CNTR | CNTR | P12 | | | | |
| P13 | INT | INT | P13 | | | | |

Notes 1: Pins except above have just single function.

- 2: The input/output of D2, D3, P12 and P13 can be used even when C, K, INT and CNTR (input) are selected.
- 3: The input of P12 can be used even when CNTR (output) is selected.
- 4: The input/output of P20, P21 can be used even when AINO, AIN1 are selected.



DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- External ceramic resonator
- External RC oscillation
- Clock (f(XIN)) by the external clock
- Clock (f(RING)) of the ring oscillator which is the internal oscillator.
- System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the bits 2 and 3 of the clock control register MR.

Table Selection of system clock

| Regist | ter MR | System clock | Operation mode |
|---------|--------|-----------------------|-------------------|
| MR3 MR2 | | (Note 1) | |
| 0 | 0 | f(XIN) or f(RING) | High-speed mode |
| 0 | 1 | f(XIN)/2 or f(RING)/2 | Middle-speed mode |
| 1 | 0 | f(XIN)/4 or f(RING)/4 | Low-speed mode |
| 1 | 1 | f(XIN)/8 or f(RING)/8 | Default mode |

- **Notes 1:** The ring oscillator clock is f(RING), the clock by the ceramic resonator, RC oscillation or external clock is f(XIN).
 - **2:** The default mode is selected after system is released from reset and is returned from RAM back-up.

Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

PORT FUNCTION

| Port | Pin | Input Output | Output structure | I/O unit | Control instructions | Control registers | Remark |
|---------|----------------------------------|-----------------|----------------------|-------------|---|-------------------|--|
| Port D | D0, D1 D2/C D3/K | I/O (4) | N-channel open-drain | 1 | SD, RD SZD, CLD SCP, RCP SNZCP IAK, OKA | PU2, K2 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P0 | P00-P03 | I/O (4) | N-channel open-drain | 4 | OP0A IAP0 | PU0, K0 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P1 | P10, P11 P12/CNTR, P13/INT | I/O (4) | N-channel open-drain | 4 | OP1A IAP1 | PU1, K1 W6, I1 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P2 | P20/AIN0 P21/AIN1 | I/O (2) | N-channel open-drain | 2 | OP2A IAP2 | PU2, K2 Q1 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |



CONNECTIONS OF UNUSED PINS


| Pin | Connection | Usage condition |
|----------|-------------------------------------|--|
| XIN | Connect to Vss. | System operates by the ring oscillator. (Note 1) |
| Хоит | Open. | System operates by the external clock. |
| | | (The ceramic resonator is selected with the CMCK instruction.) |
| | | System operates by the RC oscillator. |
| | | (The RC oscillation is selected with the CRCK instruction.) |
| | | System operates by the ring oscillator. (Note 1) |
| D0, D1 | Open. (Output latch is set to "1.") | |
| | Open. (Output latch is set to "0.") | |
| | Connect to Vss. | |
| D2/C | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| D3/K | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P00-P03 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P10, P11 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| P12/CNTR | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P13/INT | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. The input to INT pin is disabled. |
| | | (Notes 4, 5) |
| | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| P20/AIN0 | Open. (Output latch is set to "1.") | The key-on wakeup function is not selected. (Note 4) |
| P21/AIN1 | Open. (Output latch is set to "0.") | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |
| | Connect to Vss. | The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3) |

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the ring oscillator (internal oscillator).

- 2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.
- 3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.
- 4: When selecting the key-on wakeup function, select also the pull-up function.
- 5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")


(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.




Port block diagram (1)






Port block diagram (2)



Port block diagram (3)






Port block diagram (4)

4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER



External interrupt circuit structure



FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig. 5 Stack registers (SKs) structure

and the contents of SKo is destroyed.




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMOY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34506M4.

Table 1 ROM size and pages

| Product | ROM (PROM) size (X 10 bits) | Pages |
|----------|--------------------------------|--------------|
| M34506M2 | 2048 words | 16 (0 to 15) |
| M34506M4 | 4096 words | 32 (0 to 31) |
| M34506E4 | 4096 words | 32 (0 to 31) |

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP \mbox{p} instruction.




Fig. 10 ROM map of M34506M4/M34506E4




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

| Product | RAM size |
|----------|--------------------------------|
| M34506M2 | 128 words X 4 bits (512 bits) |
| M34506M4 | 256 words X 4 bits (1024 bits) |
| M34506E4 | 256 words X 4 bits (1024 bits) |




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| rable 3 interrupt sources | | | | | | | |
|---------------------------|----------------------|------------------------------|---------------------|--|--|--|--|
| Priority level | Interrupt name | Activated condition | Interrupt address | | | | |
| 1 | External 0 interrupt | Level change of INT pin | Address 0 in page 1 | | | | |
| 2 | Timer 1 interrupt | Timer 1 underflow | Address 4 in page 1 | | | | |
| 3 | Timer 2 interrupt | Timer 2 underflow | Address 6 in page 1 | | | | |
| 4 | A-D interrupt | Completion of A-D conversion | Address C in page 1 | | | | |

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

| Interrupt name | Request flag | Skip instruction | Enable bit |
|----------------------|--------------|------------------|------------|
| External 0 interrupt | EXF0 | SNZ0 | V10 |
| Timer 1 interrupt | T1F | SNZT1 | V12 |
| Timer 2 interrupt | T2F | SNZT2 | V13 |
| A-D interrupt | ADF | SNZAD | V22 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of interrupt | Skip instruction |
|----------------------|-------------------------|------------------|
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |



(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
 - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(6) Interrupt control registers

- Interrupt control register V1
 Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.
- Interrupt control register V2
 The A-D interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

| | Interrupt control register V1 | | reset : 00002 | at RAM back-up : 00002 | R/W |
|------|-----------------------------------|---|---|---|-----|
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (| SNZT2 instruction is valid) | |
| V 13 | V13 Timer 2 interrupt enable bit | | Interrupt enabled (| Interrupt enabled (SNZT2 instruction is invalid) (Note 2) | |
| V12 | V/40 Timer 1 interrupt anable bit | | Interrupt disabled (SNZT1 instruction is valid) | | |
| V 12 | V12 Timer 1 interrupt enable bit | 1 | Interrupt enabled (SNZT1 instruction is invalid) (Note 2) | | |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| V 11 | V11 Not used | | This bit has no function, but read/write is enabled. | | |
| V10 | External O interrupt anable bit | 0 | Interrupt disabled (| (SNZ0 instruction is valid) | |
| V 10 | External 0 interrupt enable bit | 1 | Interrupt enabled (SNZ0 instruction is invalid) (Note 2) | | 1 |

| Interrupt control register V2 | | at reset : 00002 | | at RAM back-up : 00002 | R/W |
|-------------------------------|------------------------------|------------------|---|------------------------|-----|
| V23 Not used | | 0 | | | |
| V23 | V23 Not used | | This bit has no function, but read/write is enabled. | | |
| \/Os | V22 A-D interrupt enable bit | | Interrupt disabled (SNZAD instruction is valid) | | |
| V22 | A-D interrupt enable bit | 1 | Interrupt enabled (SNZAD instruction is invalid) (Note 2) | | |
| V0. | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| V21 | V2 ₁ Not used | | This bit has no function, but read/write is chabled. | | |
| \/Os | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| V20 | Not used | 1 | | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).



^{2:} These instructions are equivalent to the NOP instrucion.




Fig. 16 Interrupt sequence



EXTERNAL INTERRUPTS

The 4506 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

| Name | Input pin | Activated condition | Valid waveform selection bit |
|----------------------|-----------|--|------------------------------|
| External 0 interrupt | INT | When the next waveform is input to INT pin | I 11 |
| | | Falling waveform ("H"→"L") | l12 |
| | | Rising waveform ("L"→"H") | |
| | | Both rising and falling waveforms | |




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to INT pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I1.
- 3 Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.



(2) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

| | Interrupt control register I1 | | reset : 00002 | at RAM back-up : state retained | R/W | |
|-------------|--|---|--|---------------------------------|-----|--|
| l13 | INT pin input control bit (Note 2) | 0 | INT pin input disab | INT pin input disabled | | |
| 113 | in in put control bit (Note 2) | 1 | INT pin input enab | INT pin input enabled | | |
| 14- | Interrupt valid waveform for INT pin/ | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZI0 instruction)/"L" level | | | |
| 112 | return level selection bit (Note 2) | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level | | | |
| I1 1 | INIT pip adda dataction circuit control bit | 0 | One-sided edge detected | | | |
| 1111 | I11 INT pin edge detection circuit control bit | | Both edges detected | | | |
| I10 | INT pin | 0 | Disabled | | | |
| 110 | timer 1 control enable bit | 1 | Enabled | | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

(3) Notes on interrupts

- ① Note [1] on bit 3 of register I1
 - When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18⁽¹⁾) and then, change the bit 3 of register I1.
 - In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 18②).
 - Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18³).




Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19①).

Fig. 19 External 0 interrupt program example-2

3 Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20⁽¹⁾) and then, change the bit 2 of register I1 is changed. In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 20⁽²⁾).
 - Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).




Fig. 20 External 0 interrupt program example-3



TIMERS

The 4506 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n+1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
 The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4506 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1: 8-bit programmable timer
- Timer 2: 8-bit programmable timer
 (Timers 1 and 2 have the interrupt function, respectively)
- 16-bit timer

Prescaler and timers 1 and 2 can be controlled with the timer control registers W1, W2 and W6. The 16-bit timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 9 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | Control register |
|--------------|-----------------------|--------------------------|--------------------------|---------------------------------|------------------|
| Prescaler | Frequency divider | Instruction clock | 4, 16 | Timer 1 and 2 count sources | W1 |
| Timer 1 | 8-bit programmable | Prescaler output (ORCLK) | 1 to 256 | Timer 2 count source | W1 |
| | binary down counter | | | CNTR output | W2 |
| | (link to INT input) | | | Timer 1 interrupt | |
| Timer 2 | 8-bit programmable | Timer 1 underflow | 1 to 256 | CNTR output | W2 |
| | binary down counter | Prescaler output (ORCLK) | | Timer 2 interrupt | |
| | | CNTR input | | | |
| | | System clock | | | |
| 16-bit timer | 16-bit fixed dividing | Instruction clock | 65536 | Watchdog timer | |
| | frequency binary down | | | (The 16th bit is counted twice) | |
| | counter | | | | |



4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig. 22 Timers structure



Table 10 Timer control registers

| Timer control register W1 | | at reset : 00002 | | at RAM back-up : 00002 | R/W | |
|---|--|--|--|--------------------------|-----|--|
| W13 | Prescaler control bit | 0 | Stop (state initialize | Stop (state initialized) | | |
| VVIS | W13 Prescaler control bit | | Operating | Operating | | |
| W12 | W/40 Proceder dividing ratio coloction bit | 0 | Instruction clock divided by 4 | | | |
| VV 12 | W12 Prescaler dividing ratio selection bit | | Instruction clock divided by 16 | | | |
| W11 | Timer 1 control bit | 0 | Stop (state retained) | | | |
| VVII | VV11 Timer 1 control bit | | Operating | | | |
| W10 Timer 1 count start synchronous circuit control bit | 0 | Count start synchronous circuit not selected | | | | |
| | | 1 | Count start synchronous circuit selected | | | |

| | Timer control register W2 | | at | reset : 00002 | at RAM back-up : state retained | R/W |
|------|---|-----|------------------------------------|--------------------------------------|---------------------------------|-----|
| W23 | Timer 2 control bit | (|) | Stop (state retaine | d) | |
| VV23 | Timer 2 control bit | • | 1 | Operating | | |
| W22 | Timer 1 count auto-stop circuit selection | 0 | | Count auto-stop circuit not selected | | |
| VVZ2 | bit (Note 2) | • | 1 Count auto-stop circuit selected | | | |
| | | W21 | W20 | | Count source | |
| W21 | | 0 | 0 | Timer 1 underflow | signal | |
| | Timer 2 count source selection bits | | 1 | Prescaler output (ORCLK) | | |
| W20 | Timer 2 count source selection bits | 1 | 0 | CNTR input | | |
| | | 1 | 1 | System clock | | |

| Timer control register W6 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|----------------------------------|------------------|--|---------------------------------|-----|
| W63 | Not used | 0 | This bit has no function, but read/write is enabled. | | |
| | Wos Not used | | This bit has no function, but read/write is enabled. | | |
| W62 | W62 Not used | | This bit has no function, but read/write is enabled. | | |
| W 02 | Not used | 1 | This bit has no function, but read/write is enabled. | | |
| W61 | W61 CNTR output selection bit | | Timer 1 underflow signal divided by 2 output | | |
| I WOT | | | Timer 2 underflow signal divided by 2 output | | |
| W60 P12/CNTR function selection b | D1a/CNTB function coloration bit | 0 | P12(I/O)/CNTR input (Note 3) | | |
| | F12/CNTR function selection bit | 1 | P12 (input)/CNTR input/output (Note 3) | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronization circuit is selected.
- 3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

(1) Timer control registers

• Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W6

Register W6 controls the P12/CNTR pin function and the selection of CNTR output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock. Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to "0."



(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Stop counting and then execute the T1AB instruction to set data to timer 1. Data can be written to reload register (R1) with the TR1AB instruction.

When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.

Timer 1 starts counting after the following process;

- ① set data in timer 1, and
- 2 set the bit 1 of register W1 to "1."

However, INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W2 to "1."

When a value set is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Stop counting and then execute the T2AB instruction to set data to timer 2.

Timer 2 starts counting after the following process;

- 1) set data in timer 2,
- ② select the count source with the bits 0 and 1 of register W2, and ③ set the bit 3 of register W2 to "1."

When a value set is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction

(5) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by INT pin input can be performed by setting the bit 0 of register I1 to "1."

The count start synchronous circuit is set by level change ("H"→"L" or "L"→"H") of INT pin input. This valid waveform is selected by bits 1 (I11) and 2 (I12) of register I1 as follows;

- I11 = "0": Synchronized with one-sided edge (falling or rising)
- I11 = "1": Synchronized with both edges (both falling and rising)

When register I11="0" (synchronized with the one-sided edge), the rising or falling waveform can be selected by the bit 2 of register I1;

- I12 = "0": Falling waveform
- I12 = "1": Rising waveform

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin. Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or reset.

However, when the count auto-stop circuit is selected (register W22 = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 2 of register W2 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.



(8) Timer input/output pin (P12/CNTR pin)

CNTR pin is used to input the timer 2 count source and output the timer 1 and timer 2 underflow signal divided by 2.

The P12/CNTR pin function can be selected by bit 0 of register W6. The CNTR output signal can be selected by bit 1 of register W6

When the CNTR input is selected for timer 2 count source, timer 2 counts the falling waveform of CNTR input.

(9) Precautions

Note the following for the use of timers.

Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

Count source

Stop timer 1 or 2 counting to change its count source.

•Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

•Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

•Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.




Fig. 23 Count timing diagram at CNTR input

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF16," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overline{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

However, in order to set the WEF flag to "1" again once it has cleared to "0", execute system reset.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- ③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 24 Watchdog timer function



4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 25). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 26). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
WRST; WDF1 flag cleared

DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig. 25 Program example to start/stop watchdog timer

```
WRST; WDF1 flag cleared
NOP
DI; Interrupt disabled
EPOF; POF instruction enabled
POF2

↓
Oscillation stop (RAM back-up mode)
```

Fig. 26 Program example to enter the RAM back-up mode when using the watchdog timer



A-D CONVERTER

The 4506 Group has a built-in A-D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A-D converter. This A-D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A-D converter characteristics

| Parameter | Characteristics |
|-------------------|---|
| Conversion format | Successive comparison method |
| Resolution | 10 bits |
| Relative accuracy | Linearity error: ±2LSB |
| | Non-linearity error: ±0.9LSB |
| Conversion speed | 46.5 μ s (High-speed mode at 4.0 MHz oscillation frequency) |
| Analog input pin | 2 |




Fig. 27 A-D conversion circuit structure



Table 12 A-D control registers

| | A-D control register Q1 | | at | reset : 00002 | at RAM back-up : state retained | R/W |
|------|----------------------------------|-----|-----|--|---------------------------------|-----|
| Q13 | A-D operation mode selection bit | С |) | A-D conversion mod | de | |
| Q 13 | A-D operation mode selection bit | 1 | | Comparator mode | | |
| Q12 | Not used | 0 | | This bit has no function, but read/write is enabled. | | |
| | | Q11 | Q10 | | Selected pins | |
| Q11 | Angles input his colection hits | 0 | 0 | AIN0 | | |
| | Analog input pin selection bits | 0 | 1 | AIN1 | | |
| Q10 | | 1 | 0 | Not available | | |
| | | 1 | 1 | Not available | | |

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Operating at A-D conversion mode

The A-D conversion mode is set by setting the bit 3 of register Q1 to "0."

(2) Successive comparison register AD

Register AD stores the A-D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A-D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage V_{DD} by the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(3) A-D conversion completion flag (ADF)

A-D conversion completion flag (ADF) is set to "1" when A-D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(4) A-D conversion start instruction (ADST)

A-D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(5) A-D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins.

(6) Operation description

A-D conversion is started with the A-D conversion start instruction (ADST). The internal operation during A-D conversion is as follows:

- ① When the A-D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- When the comparison result is V_{ref} < V_{IN}, the topmost bit of the register AD remains set to "1." When the comparison result is V_{ref} > V_{IN}, it is cleared to "0."

The 4506 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A-D conversion stops after 62 machine cycles (46.5 μs when f(XIN) = 4.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A-D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A-D conversion completes (Figure 28).



| At starting conversion | Change of successive comparison register AD Comparison voltage (Vref) value |
|------------------------|---|
| 1st comparison | 1 0 0 0 0 0 <u>VDD</u> |
| 2nd comparison | *1 1 0 0 0 0 \ \frac{VDD}{2} \pm \frac{VDD}{4} |
| 3rd comparison | *1 *2 1 0 0 0 0 VDD 2 ± VDD 4 ± VDD 8 |
| After 10th comparison | A-D conversion result VDD + VDD |
| completes | *1 *2 *3 *8 *9 *A 2 ± ± 1024 |

*1: 1st comparison result
*2: 2nd comparison result
*3: 3rd comparison result
*8: 8th comparison result
*9: 9th comparison result
*A: 10th comparison result

(7) A-D conversion timing chart

Figure 28 shows the A-D conversion timing chart.




Fig. 28 A-D conversion timing chart

(8) How to use A-D conversion

How to use A-D conversion is explained using as example in which the analog input from P21/AIN1 pin is A-D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A-D interrupt is not used in this example.

- ① Select the AIN1 pin function and A-D conversion mode with the register Q1 (refer to Figure 29).
- 2 Execute the ADST instruction and start A-D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A-D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- \odot Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).




Fig. 29 Setting registers



(9) Operation at comparator mode

The A-D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A-D conversion mode to comparator mode, the result of A-D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A-D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Vref =
$$\frac{V_{DD}}{256}$$
 X n

n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A-D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (6 μ s at f(XIN) = 4.0 MHz in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A-D conversion 1

Note the following when using the analog input pins also for port P2 function:

Selection of analog input pins

Even when P20/AIN0, P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

(14) Notes for the use of A-D conversion 2

Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with the bit 3 of register Q1 while the A-D converter is operating.

When the operating mode of A-D converter is changed from the comparator mode to A-D conversion mode with the bit 3 of register Q1, note the following;

- Clear the bit 2 of register V2 to "0" to change the operating mode of the A-D converter from the comparator mode to A-D conversion mode with the bit 3 of register Q1.
- The A-D conversion completion flag (ADF) may be set when the
 operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a
 value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 30 Comparator operation timing chart



(15) Definition of A-D converter accuracy

The A-D conversion accuracy is defined below (refer to Figure 31).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A-D conversion output data changes from "0" to "1."

2 Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A-D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A-D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)

• 1LSB at relative accuracy
$$\rightarrow \frac{VFST-V0T}{1022}$$
 (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 31 Definition of A-D conversion accuracy



RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.




Fig. 32 Reset release timing




Fig. 33 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be performed automatically at power on (power-on reset) by connecting a diode and a capacitor to RESET pin. Connect RESET pin and the external circuit at the shortest distance.




Fig. 34 Power-on reset circuit example

Table 14 Port state at reset

| Name | Function | State |
|-----------------------------|----------|-----------------------------|
| Do, D1 | Do, D1 | High-impedance (Note 1) |
| D2/C, D3/K | D2, D3 | High-impedance (Notes 1, 2) |
| P00, P01, P02, P03 | P00-P03 | High-impedance (Notes 1, 2) |
| P10, P11, P12/CNTR, P13/INT | P10-P13 | High-impedance (Notes 1, 2) |
| P20/AIN0, P21/AIN1 | P20, P21 | High-impedance (Notes 1, 2) |

Notes 1: Output latch is set to "1."



^{2:} Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 35 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 35 are undefined, so set the initial value to them.

| Program counter (PC) | |
|--|-----------------------------------|
| Address 0 in page 0 is set to program counter. | |
| Interrupt enable flag (INTE) | 0 (Interrupt disabled) |
| Power down flag (P) | |
| External 0 interrupt request flag (EXF0) | |
| Interrupt control register V1 | 0 0 0 0 (Interrupt disabled) |
| Interrupt control register V2 | 0 0 0 0 (Interrupt disabled) |
| Interrupt control register I1 | 0000 |
| Timer 1 interrupt request flag (T1F) | 0 |
| Timer 2 interrupt request flag (T2F) | 0 |
| Watchdog timer flags (WDF1, WDF2) | 0 |
| Watchdog timer enable flag (WEF) | 1 |
| Timer control register W1 | |
| Timer control register W2 | |
| Timer control register W6 | |
| Clock control register MR | 1 1 0 0 |
| Key-on wakeup control register K0 | |
| Key-on wakeup control register K1 | 0 0 0 0 |
| Key-on wakeup control register K2 | |
| Pull-up control register PU0 | |
| Pull-up control register PU1 | 0 0 0 0 |
| Pull-up control register PU2 | 0 0 0 0 |
| A-D conversion completion flag (ADF) | 0 |
| A-D control register Q1 | 0 0 0 0 |
| Carry flag (CY) | 0 |
| Register A | 0 0 0 0 |
| Register B | 0 0 0 0 |
| Register D | X X X |
| Register E | (|
| Register X | 0 0 0 0 |
| Register Y | 0 0 0 0 |
| Register Z | X X |
| Stack pointer (SP) | 111 |
| Oscillation clock | Ring oscillator (operating) |
| Ceramic resonator circuit | Operating |
| RC oscillation circuit | Stop |
| | WARD manufacture and of the state |
| | "X" represents undefined. |

Fig. 35 Internal state at reset

RAM BACK-UP MODE

The 4506 Group has the RAM back-up mode.

When the POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF2 instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF2 instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

Table 14 shows the function and states retained at RAM back-up. Figure 36 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF2 instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- reset by watchdog timer is performed, or In this case, the P flag is "0."

Table 14 Functions and states retained at RAM back-up

| Function | RAM back-up |
|--|-------------|
| Program counter (PC), registers A, B, | × |
| carry flag (CY), stack pointer (SP) (Note 2) | ^ |
| Contents of RAM | 0 |
| Port level | 0 |
| Selected oscillation circuit | 0 |
| Timer control register W1 | X |
| Timer control registers W2, W6 | 0 |
| Clock control register MR | X |
| Interrupt control registers V1, V2 | X |
| Interrupt control register I1 | 0 |
| Timer 1 function | X |
| Timer 2 function | (Note 3) |
| A-D conversion function | X |
| A-D control register Q1 | 0 |
| Pull-up control registers PU0 to PU2 | 0 |
| Key-on wakeup control registers K0 to K2 | 0 |
| External 0 interrupt request flag (EXF0) | X |
| Timer 1 interrupt request flag (T1F) | X |
| Timer 2 interrupt request flag (T2F) | (Note 3) |
| Watchdog timer flags (WDF1) | X (Note 4) |
| Watchdog timer enable flag (WEF) | X |
| 16-bit timer (WDT) | X (Note 4) |
| A-D conversion completion flag (ADF) | X |
| Interrupt enable flag (INTE) | × |

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then execute the POF2 instruction.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 15 shows the return condition for each return source.

(5) Control registers

· Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1
- Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2
 Register K2 controls the ports P2, D2/C and D3/K key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction.

- Pull-up control register PU1
 - Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction.
- Pull-up control register PU2
 - Register PU2 controls the ON/OFF of the ports P2, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the TPU2A instruction.
- Interrupt control register I1

Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 15 Return source and return condition

| | Return source | Return condition | Remarks |
|----------|------------------|--|--|
| | Port P0 | Return by an external "L" level in- | The key-on wakeup function can be selected by one port unit. Set the port |
| signal | Port P1 (Note) | put. | using the key-on wakeup function to "H" level before going into the RAM back-up state. |
| | Port P2 | | back-up state. |
| enb | Ports D2/C, D3/K | | |
| wakeup | Port P13/INT | Return by an external "H" level or | Select the return level ("L" level or "H" level) with the bit 2 of register I1 ac- |
| 1 - | (Note) | "L" level input. The return level can be selected with the bit 2 | cording to the external state before going into the RAM back-up state. |
| External | | (I12) of register I1. | |
| l û | | When the return level is input, the EXF0 flag is not set. | |

Note: When the bit 3 (K13) of register K1 is "0", the key-on wakeup of the INT pin is valid ("H" or "L" level). It is "1", the key-on wakeup of port P13 is valid ("L" level).






Fig. 36 State transition




Fig. 37 Set source and clear source of the P flag




Fig. 38 Start condition identified example using the SNZP instruction



Table 16 Key-on wakeup control register

| | Key-on wakeup control register K0 | | reset: 00002 | at RAM back-up : state retained | R/W | |
|------|------------------------------------|-----------------|--------------------------|---------------------------------|-----|--|
| K03 | Port P03 key-on wakeup 0 | | Key-on wakeup not used | | | |
| K03 | control bit | 1 | Key-on wakeup use | ed | | |
| 1/0- | Port P02 key-on wakeup | 0 Key-on wakeur | | not used | | |
| K02 | control bit | 1 | Key-on wakeup used | | | |
| KO. | Port P01 key-on wakeup | 0 | 0 Key-on wakeup not used | | | |
| KU1 | K01 control bit | | Key-on wakeup used | | | |
| I/Os | Port P0 ₀ key-on wakeup | 0 | Key-on wakeup not | used | | |
| K00 | control bit | 1 | Key-on wakeup use | ed | | |

| Key-on wakeup control register K1 | | at | reset: 00002 | at RAM back-up : state retained | R/W |
|-----------------------------------|-----------------------------|----|---|-------------------------------------|-----|
| V10 | Port P13/INT key-on wakeup | | P13 key-on wakeup not used/INT pin key-on wakeup used | | |
| K13 | control bit | 1 | P13 key-on wakeup | used/INT pin key-on wakeup not used | |
| K12 | Port P12/CNTR key-on wakeup | 0 | 0 Key-on wakeup not used | | |
| K12 | control bit | 1 | Key-on wakeup use | ed | |
| 174. | Port P11 key-on wakeup | 0 | 0 Key-on wakeup not used | | |
| K11 | control bit | 1 | 1 Key-on wakeup used | | |
| K4a | Port P10 key-on wakeup | 0 | 0 Key-on wakeup not used | | |
| K10 | control bit | 1 | Key-on wakeup use | ed | |

| Key-on wakeup control register K2 | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|-----------------------------------|-----------------------------|--------------------------|-------------------|---------------------------------|-----|
| I/Oo | Port D3/K key-on wakeup | 0 Key-on wakeup not u | | used | |
| K23 | control bit | 1 Key-on wakeup used | | ed | |
| K22 | Port D2/C key-on wakeup | 0 Key-on wakeup not used | | | |
| N22 | control bit | 1 Key-on wakeup use | | ed | |
| K21 | Port P21/AIN1 key-on wakeup | 0 Key-on wakeup not used | | | |
| NZ1 | control bit | 1 Key-on wakeup used | | | |
| K20 | Port P20/AIN0 key-on wakeup | 0 | Key-on wakeup not | used | |
| N 20 | control bit | 1 | Key-on wakeup use | ed | |

Note: "R" represents read enabled, and "W" represents write enabled.

Table 17 Pull-up control register and interrupt control register

| Pull-up control register PU0 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|-----------------------------|--------------------------|----------------------|---------------------------------|---|
| PU03 | Port P03 pull-up transistor | 0 | Pull-up transistor O | FF | |
| P003 | control bit | 1 Pull-up transistor ON | | | |
| DLIOs | Port P02 pull-up transistor | 0 Pull-up transistor OFF | | | |
| PU02 | control bit | 1 Pull-up transistor ON | | | |
| DUO | Port P01 pull-up transistor | 0 | Pull-up transistor O | FF | |
| PU01 | control bit | 1 Pull-up transistor ON | | | |
| DLIOs | Port P00 pull-up transistor | 0 Pull-up transistor OFF | | | |
| PU00 | control bit | 1 | Pull-up transistor O | N | |

| Pull-up control register PU1 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|----------------------------------|--------------------------|----------------------|---------------------------------|---|
| DUIA | Port P13/INT pull-up transistor | 0 | Pull-up transistor O | FF | |
| PU13 | control bit | 1 Pull-up transistor ON | | N | |
| DUIA | Port P12/CNTR pull-up transistor | 0 Pull-up transistor OFF | | | |
| PU12 | control bit | 1 | Pull-up transistor O | N | |
| DUI4. | Port P11 pull-up transistor | 0 | Pull-up transistor O | FF | |
| PU11 | control bit | 1 Pull-up transistor ON | | | |
| DUIA | Port P10 pull-up transistor | 0 Pull-up transistor OFF | | | |
| PU10 | control bit | 1 | Pull-up transistor O | N | |

| Pull-up control register PU2 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|---|--------------------------|----------------------|---------------------------------|---|
| DLIGo | Port D ₃ /K pull-up transistor | 0 | Pull-up transistor O | FF | |
| PU23 | control bit | 1 | Pull-up transistor O | N | |
| DUIG | Port D2/C pull-up transistor | 0 Pull-up transistor OFF | | FF | |
| PU22 | control bit | 1 | Pull-up transistor O | N | |
| DUO | Port P21/AIN1 pull-up transistor | 0 | Pull-up transistor O | FF | |
| PU21 | control bit | 1 Pull-up transistor ON | | | |
| DUIDo | Port P20/AIN0 pull-up transistor | 0 Pull-up transistor OFF | | | |
| PU20 | control bit | 1 | Pull-up transistor O | N | |

| | Interrupt control register I1 | | reset : 00002 | at RAM back-up : state retained | R/W |
|-----------------|--|-----------|--|---------------------------------------|--------------|
| l13 | INT pin input control bit (Note 2) | 0 | INT pin input disab | bled | |
| 113 | in i pin input control bit (Note 2) | 1 | INT pin input enab | led | |
| | Interrupt valid waveform for INT pin/ | 0 | Falling waveform (| "L" level of INT pin is recognized wi | th the SNZI0 |
| 112 | | | instruction)/"L" level | | |
| 112 | return level selection bit (Note 2) | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZI0 | | |
| | | | instruction)/"H" lev | el | |
| l1 ₁ | INT pip adda dataction circuit control bit | 0 | One-sided edge de | etected | |
| ''' | I11 INT pin edge detection circuit control bit | 1 | Both edges detected | | |
| l10 | INT pin | 0 | Disabled | | |
| 110 | timer 1 control enable bit | 1 Enabled | | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- Ring oscillator (internal oscillator)
- · Ceramic oscillator
- · RC oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 39 shows the structure of the clock control circuit.

The 4506 Group operates by the ring oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4506 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.




Fig. 39 Clock control circuit structure

(1) Selection of source oscillation (f(XIN))

The ceramic resonator or RC oscillation can be used for the source oscillation of the MCU.

After system is released from reset, the MCU starts operation by the clock output from the ring oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the ring oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, the MCU operates by the ring oscillator.

(2) Ring oscillator operation

When the MCU operates by the ring oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to Vss and leave XOUT pin open (Figure 41).

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 42).

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 43).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 40 Switch to ceramic resonance/RC oscillation




Fig. 41 Handling of XIN and XOUT when operating ring oscillator




Fig. 42 Ceramic resonator external circuit




Fig. 43 External RC oscillation circuit



(5) External clock

When the external signal clock is used as the source oscillation (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 44).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF2 instruction) cannot be used when using the external clock.

(6) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 44 External clock input circuit

Table 17 Clock control register MR

| Clock control register MR | | at reset : 11002 | | reset : 11002 | at RAM back-up : 11002 | R/W |
|---------------------------|---------------------------------|------------------|--|--|-----------------------------------|-----|
| | | MRз | MR2 | | System clock | |
| MR3 | | 0 | 0 | f(XIN) (high-speed r | mode) | |
| | MR2 System clock selection bits | 0 | 1 | f(XIN)/2 (middle-speed mode) | | |
| MR2 | | 1 | 0 | f(XIN)/4 (low-speed | mode) | |
| | | 1 | 1 | f(XIN)/8 (default mo | de) | |
| MR1 | Not used | 0 | | | | |
| IVIIX | MR1 Not used | | This bit has no function, but read/write is enabled. | | ction, but read/write is enabled. | |
| MR ₀ | Not used | 0 | | T1: 1::1 | | |
| IVIKU | Not used | 1 | | This bit has no function, but read/write is enabled. | | |

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (2) Data to be written into mask ROM EPROM (three sets containing the identical data)
- (3) Mark Specification Form 1

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up:

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

2 Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

®Timer count source

Stop timer 1 or 2 counting to change its count source.

Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

10 Multifunction

- The input/output of D2, D3, P12 and P13 can be used even when C, K, INT and CNTR (input) are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20 and P21 can be used even when AIN0 and AIN1 are selected.

Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM

[®]POF2 instruction

When the POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF2 instruction continuously.

⁽¹⁾P13/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 45⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 45²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 45³).




Fig. 45 External 0 interrupt program example-1



Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 46①).




Fig. 46 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 47^①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 47@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 47³).




Fig. 47 External 0 interrupt program example-3

© Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the ring oscillator stop.

® Ring oscillator

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the ring oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the ring oscillator clock.

© External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM back-up mode (POF2 instructions) cannot be used.

®Notes for the use of A-D conversion 1

Note the following when using the analog input pins also for port P2 function:

Selection of analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

• TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."



Notes for the use of A-D conversion 2

Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with the bit 3 of register Q1 while the A-D converter is operating.

When the operating mode of A-D converter is changed from the comparator mode to A-D conversion mode with the bit 3 of register Q1, note the following:

- Clear the bit 2 of register V2 to "0" (refer to Figure 48[®]) to change the operating mode of the A-D converter from the comparator mode to A-D conversion mode with the bit 3 of register Q1.
- The A-D conversion completion flag (ADF) may be set when the
 operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a
 value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 48 External 0 interrupt program example-3

Notes for the use of A-D conversion 3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A-D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 $\mu F)$ to analog input pins (Figure 49).

When the overvoltage applied to the A-D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 50. In addition, test the application products sufficiently.




Fig. 49 Analog input external circuit example-1




Fig. 50 Analog input external circuit example-2



CONTROL REGISTERS

| Interrupt control register V1 | | at reset : 00002 | | at RAM back-up : 00002 | R/W | |
|-------------------------------|----------------------------------|------------------|---|--|-----|--|
| V13 | V13 Timer 2 interrupt enable bit | | Interrupt disabled (| (SNZT2 instruction is valid) | | |
| V 13 | V13 Timer 2 interrupt enable bit | 1 | Interrupt enabled (| SNZT2 instruction is invalid) (Note 2 | 2) | |
| \/10 | V12 Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) | | | |
| V IZ | | 1 | Interrupt enabled (SNZT1 instruction is invalid) (Note 2) | | | |
| V11 | Not used | 0 | This hit has no fun | This bit has no function, but read/write is enabled. | | |
| V 11 | Not used | 1 | This bit has no function, but read/write is enabled. | | | |
| \/10 | External 0 interrupt anable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) | | | |
| V10 | External 0 interrupt enable bit | 1 | Interrupt enabled (| SNZ0 instruction is invalid) (Note 2) | ı | |

| Interrupt control register V2 | | at reset : 00002 | | at RAM back-up : 00002 | R/W | |
|-------------------------------|------------------------------|------------------|---|--|-----|--|
| V23 | V23 Not used | | This bit has no function, but read/write is enabled. | | | |
| V Z 3 | V23 Not used | 1 | This bit has no run | ction, but read/write is enabled. | | |
| \/Oo | V22 A-D interrupt enable bit | 0 | Interrupt disabled (| Interrupt disabled (SNZAD instruction is valid) | | |
| V22 | A-D interrupt enable bit | 1 | Interrupt enabled (SNZAD instruction is invalid) (Note 2) | | | |
| \/O. | Not used | 0 | This hit has no fun | This bit has no function, but read/write is enabled. | | |
| V21 | Not used | 1 | This bit has no falletion, but read/write is chabled. | | | |
| \/O ₀ | Not used | 0 | This bit has no function, but read/write is enabled. | | | |
| V20 | Not used | 1 | This bit has no function, but read/write is enabled. | | | |

| | Interrupt control register I1 | | reset : 00002 | at RAM back-up : state retained | R/W | |
|-----------------|--|------------|--|---------------------------------------|--------------|--|
| 113 | I13 INT pin input control bit (Note 3) | | INT pin input disab | pled | | |
| 113 | in input control bit (Note 3) | 1 | INT pin input enab | led | | |
| l12 | Interrupt valid waveform for INT pin/ | 0 | Falling waveform (instruction)/"L" leve | "L" level of INT pin is recognized wi | th the SNZI0 | |
| 112 | return level selection bit (Note 3) | 1 | Rising waveform ("H" level of INT pin is recognized with the SN instruction)/"H" level | | | |
| l1 ₁ | INT pin edge detection circuit control bit | 0 | One-sided edge de | One-sided edge detected | | |
| 111 | INT pin eage detection circuit control bit | 1 | Both edges detected | Both edges detected | | |
| 110 | INT pin | 0 Disabled | | | | |
| 110 | timer 1 control enable bit | 1 | Enabled | | | |

| Clock control register MR | | at re | | reset : 11002 | at RAM back-up : 11002 R/W |
|---------------------------|-------------------------------------|-------|-----------------------|--|----------------------------------|
| | | MRз | MR2 | | System clock |
| MR3 | MR3 System clock selection bits MR2 | 0 | 0 | f(XIN) (high-speed r | node) |
| | | 0 | 1 | f(XIN)/2 (middle-spe | ed mode) |
| MR ₂ | | 1 | 0 | f(XIN)/4 (low-speed mode) | |
| | | 1 | 1 | f(XIN)/8 (default mo | de) |
| MR1 | Not used | C |) | | |
| IVIIX | Not used | 1 | | This bit has no function, but read/write is enabled. | |
| MR ₀ | Not used | C | 0 | | |
| IVIKU | Not used | 1 | 1 This bit has no fur | | tion, but read/write is enabled. |

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} These instructions are equivalent to the NOP instruction.

^{3:} When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| | Timer control register W1 | | reset : 00002 | at RAM back-up : 00002 | R/W | |
|-------|---|---|--|---------------------------------|-----|--|
| W13 | W13 Prescaler control bit | | Stop (state initialize | ed) | | |
| VV 13 | VV13 Prescaler control bit | 1 | Operating | | | |
| \\/10 | W12 Prescaler dividing ratio selection bit | 0 | Instruction clock divided by 4 | | | |
| VV 12 | | 1 | Instruction clock di | Instruction clock divided by 16 | | |
| W11 | Timer 1 control bit | 0 | Stop (state retained | Stop (state retained) | | |
| VVII | Timer i control bit | 1 | Operating | | | |
| 10/40 | W10 Timer 1 count start synchronous circuit control bit | 0 | Count start synchro | onous circuit not selected | | |
| VV 10 | | 1 | Count start synchronous circuit selected | | | |

| Timer control register W2 | | | at reset : 00002 | | at RAM back-up : state retained | R/W |
|---------------------------|---|-----|------------------|--------------------------------------|---------------------------------|-----|
| W23 | Timer 2 control bit | (|) | Stop (state retaine | d) | |
| 1123 | Timer 2 control bit | 1 | 1 | Operating | | |
| W22 | Timer 1 count auto-stop circuit selection | (|) | Count auto-stop circuit not selected | | |
| VVZZ | bit (Note 2) | 1 | 1 | Count auto-stop circuit selected | | |
| 1440 | | W21 | W20 | | Count source | |
| W21 | | 0 | 0 | Timer 1 underflow | signal | |
| | Timer 2 count source selection bits | 0 | 1 | Prescaler output (0 | Prescaler output (ORCLK) | |
| W20 | | | 0 | CNTR input | | |
| | | 1 | 1 | System clock | | |

| Timer control register W6 | | at | reset : 00002 | at RAM back-up : state retained | R/W | |
|---------------------------|-------------------------------------|----|--|--|-----|--|
| W63 | W63 Not used | | This bit has no fun | This bit has no function, but read/write is enabled. | | |
| | TVOC TVOC GOOD | 1 | THIS SIC HAS HO TAIL | onon, but roug, who is onabled. | | |
| Wes | W62 Not used | 0 | This bit has no function, but read/write is enabled. | | | |
| VV02 | | 1 | This bit has no function, but read/write is enabled. | | | |
| W61 | CNTR output selection bit | 0 | Timer 1 underflow | Timer 1 underflow signal divided by 2 output | | |
| VVOI | CNTR output selection bit | 1 | Timer 2 underflow | Timer 2 underflow signal divided by 2 output | | |
| Weo | W60 P12/CNTR function selection bit | 0 | P12(I/O)/CNTR input (Note 3) | | | |
| VV00 | | 1 | P12 (input)/CNTR input/output (Note 3) | | | |

| A-D control register Q1 | | | at reset : 00002 | | at RAM back-up : state retained | R/W | |
|-------------------------|----------------------------------|----------------|------------------|----------------------|--|-----|--|
| Q13 | A-D operation mode selection bit | 0 | | A-D conversion mod | de | | |
| Q13 | A-D operation mode selection bit | 1 | 1 | Comparator mode | | | |
| Q12 | Not used | 0 This bit has | | This bit has no func | This bit has no function, but read/write is enabled. | | |
| | | Q11 | Q10 | | Selected pins | | |
| Q11 | Analog input pip adjection bits | 0 | 0 | AIN0 | | | |
| | Analog input pin selection bits | 0 | 1 | AIN1 | | | |
| Q10 | | 1 | 0 | Not available | | | |
| Q 10 | | 1 | 1 | Not available | | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronization circuit is selected.

 3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| | Key-on wakeup control register K0 | | reset : 00002 | at RAM back-up : state retained | R/W |
|------|-----------------------------------|-----------------------|--------------------|---------------------------------|-----|
| K03 | Port P03 key-on wakeup | 0 | Key-on wakeup not | used | |
| NU3 | control bit | 1 | Key-on wakeup use | ed | |
| K02 | Port P02 key-on wakeup | 0 Key-on wakeup not u | | ot used | |
| NU2 | control bit | 1 | Key-on wakeup use | ed | |
| 1/04 | Port P01 key-on wakeup | 0 | Key-on wakeup not | used | |
| K01 | control bit | 1 | Key-on wakeup used | | |
| K0o | Port P00 key-on wakeup | 0 Key-on wakeup not | | used | |
| K00 | control bit | 1 | Key-on wakeup use | ed | |

| | Key-on wakeup control register K1 | | reset : 00002 | at RAM back-up : state retained | R/W |
|-------|-----------------------------------|---|--------------------|-------------------------------------|-----|
| V10 | Port P13/INT key-on wakeup | 0 | P13 key-on wakeup | not used/INT pin key-on wakeup used | |
| K13 | control bit | 1 | P13 key-on wakeup | used/INT pin key-on wakeup not used | |
| K12 | Port P12/CNTR key-on wakeup | 0 | Key-on wakeup not | t used | |
| K12 | control bit | 1 | Key-on wakeup use | ed | |
| 1/4 / | Port P11 key-on wakeup | 0 | Key-on wakeup not | ot used | |
| K11 | control bit | 1 | Key-on wakeup used | | |
| K10 | Port P10 key-on wakeup | 0 | Key-on wakeup not | t used | |
| K10 | control bit | 1 | Key-on wakeup use | ed | |

| | Key-on wakeup control register K2 | | reset : 00002 | at RAM back-up : state retained | R/W |
|-------------|--------------------------------------|---|------------------------|---------------------------------|-----|
| K23 | Port D ₃ /K key-on wakeup | 0 | Key-on wakeup not | used | |
| N23 | control bit | 1 | Key-on wakeup use | ed | |
| K22 | Port D2/C key-on wakeup | 0 | Key-on wakeup not used | | |
| NZ2 | control bit | 1 | Key-on wakeup use | ed | |
| K21 | Port P21/AIN1 key-on wakeup | 0 | Key-on wakeup not | used | |
| NZ1 | control bit | 1 | Key-on wakeup used | | |
| K20 | Port P20/AIN0 key-on wakeup | 0 | Key-on wakeup not | used | |
| N 20 | control bit | 1 | Key-on wakeup use | ed | |

Note: "R" represents read enabled, and "W" represents write enabled.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| Pull-up control register PU0 | | at reset : 00002 | | at RAM back-up : state retained | W |
|------------------------------|-----------------------------|-------------------------|----------------------|---------------------------------|---|
| DLIO | Port P03 pull-up transistor | 0 | Pull-up transistor O | FF | |
| PU03 | control bit | 1 | Pull-up transistor O | N | |
| DLIOs | Port P02 pull-up transistor | 0 Pull-up transistor Of | |)FF | |
| PU02 | control bit | 1 | Pull-up transistor O | N | |
| DUIG | Port P01 pull-up transistor | 0 | Pull-up transistor O | FF | |
| PU01 | control bit | 1 | Pull-up transistor O | N | |
| DLIOs | Port P00 pull-up transistor | 0 Pull-up transistor Ol | | FF | |
| PU00 | control bit | 1 | Pull-up transistor O | N | |

| Pull-up control register PU1 | | at reset : 00002 | | at RAM back-up : state retained | W | |
|------------------------------|----------------------------------|--------------------------|----------------------|---------------------------------|---|--|
| PU13 | Port P13/INT pull-up transistor | 0 Pull-up transistor OFF | | | | |
| PU13 | control bit | 1 | Pull-up transistor O | N | | |
| DUIA | Port P12/CNTR pull-up transistor | 0 Pull-up transistor OFF | | | | |
| PU12 | control bit | 1 | Pull-up transistor O | N | | |
| PU11 | Port P11 pull-up transistor | 0 | Pull-up transistor O | FF | | |
| PUII | control bit | 1 | Pull-up transistor O | N | | |
| PU10 | Port P10 pull-up transistor | 0 Pull-up transistor OFF | | | | |
| PU10 | control bit | 1 Pull-up transistor ON | | | | |

| Pull-up control register PU2 | | at | reset : 00002 | at RAM back-up : state retained | W | |
|------------------------------|---|--------------------------|----------------------|---------------------------------|---|--|
| PU23 | Port D ₃ /K pull-up transistor | 0 | Pull-up transistor O | FF | | |
| PU23 | control bit | 1 | Pull-up transistor O | N | | |
| DLIOs | Port D2/C pull-up transistor | 0 Pull-up transistor OFF | | | | |
| PU22 | control bit | 1 | Pull-up transistor O | N | | |
| DI IO | Port P21/AIN1 pull-up transistor | 0 | Pull-up transistor O | FF | | |
| PU21 | control bit | 1 | Pull-up transistor O | N | | |
| DLIGo | Port P20/AIN0 pull-up transistor | 0 Pull-up transistor OFF | | | | |
| PU20 | control bit | 1 Pull-up transistor ON | | | | |

Notes 1: "R" represents read enabled, and "W" represents write enabled.



INSTRUCTIONS

The 4506 Group has the 110 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

| Symbol | Contents | Symbol | Contents |
|------------|--|-------------------|--|
| Α | Register A (4 bits) | WDF1 | Watchdog timer flag |
| В | Register B (4 bits) | WEF | Watchdog timer enable flag |
| DR | Register D (3 bits) | INTE | Interrupt enable flag |
| E | Register E (8 bits) | EXF0 | External 0 interrupt request flag |
| Q1 | A-D control register Q1 (4 bits) | Р | Power down flag |
| V1 | Interrupt control register V1 (4 bits) | ADF | A-D conversion completion flag |
| V2 | Interrupt control register V2 (4 bits) | | |
| I 1 | Interrupt control register I1 (4 bits) | D | Port D (4 bits) |
| W1 | Timer control register W1 (4 bits) | P0 | Port P0 (4 bits) |
| W2 | Timer control register W2 (4 bits) | P1 | Port P1 (4 bits) |
| W6 | Timer control register W6 (4 bits) | P2 | Port P2 (2 bits) |
| MR | Clock control register MR (4 bits) | С | Port C (1 bit) |
| K0 | Key-on wakeup control register K0 (4 bits) | K | Port K (1 bit) |
| K1 | Key-on wakeup control register K1 (4 bits) | | |
| K2 | Key-on wakeup control register K2 (4 bits) | х | Hexadecimal variable |
| PU0 | Pull-up control register PU0 (4 bits) | у | Hexadecimal variable |
| PU1 | Pull-up control register PU1 (4 bits) | z | Hexadecimal variable |
| PU2 | Pull-up control register PU2 (4 bits) | р | Hexadecimal variable |
| X | Register X (4 bits) | n | Hexadecimal constant |
| Υ | Register Y (4 bits) | i | Hexadecimal constant |
| Z | Register Z (2 bits) | j | Hexadecimal constant |
| DP | Data pointer (10 bits) | A3A2A1A0 | Binary notation of hexadecimal variable A |
| | (It consists of registers X, Y, and Z) | | (same for others) |
| PC | Program counter (14 bits) | | |
| РСн | High-order 7 bits of program counter | ← | Direction of data movement |
| PCL | Low-order 7 bits of program counter | \leftrightarrow | Data exchange between a register and memory |
| SK | Stack register (14 bits X 8) | ? | Decision of state shown before "?" |
| SP | Stack pointer (3 bits) | () | Contents of registers and memories |
| CY | Carry flag | | Negate, Flag unchanged after executing instruction |
| R1 | Timer 1 reload register | M(DP) | RAM address pointed by the data pointer |
| R2 | Timer 2 reload register | а | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| T1 | Timer 1 | p, a | Label indicating address as a |
| T2 | Timer 2 | | in page p5 p4 p3 p2 p1 p0 |
| T1F | Timer 1 interrupt request flag | С | Hex. C + Hex. number x (also same for others) |
| T2F | Timer 2 interrupt request flag | + | |
| | | x | |
| | | | |

Note: Some instructions of the 4506 Group has the skip function to unexecute the next described instruction. The 4506 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX LIST OF INSTRUCTION FUNCTION

| Group- ing | Mnemonic | Function | Page | | Group- ing | Mnemonic | Function | Page |
|-------------------------------|----------|---|--------|--|--------------------------|----------|--|--------|
| | TAB | $(A) \leftarrow (B)$ | 75, 88 | | ē | XAMI j | $(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ | 87, 88 |
| | ТВА | (B) ← (A) | 81, 88 | | RAM to register transfer | | $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$ | |
| | TAY | $(A) \leftarrow (Y)$ | 81, 88 | | egiste | TMA j | $(M(DP)) \leftarrow (A)$ | 83, 88 |
| | TYA | $(Y) \leftarrow (A)$ | 86, 88 | | AM to | , | $(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ | , |
| _ | TEAB | (E7–E4) ← (B) (E3–E0) ← (A) | 82, 88 | | ਔ | 1.4.5 | | 66.00 |
| ransfe | TARE | | 70.00 | | | LA n | (A) ← n n = 0 to 15 | 66, 90 |
| Register to register transfer | TABE | (B) ← (E7–E4) (A) ← (E3–E0) | 76, 88 | | | ТАВР р | (SP) ← (SP) + 1 | 76, 90 |
| er to re | TDA | (DR2−DR0) ← (A2−A0) | 81, 88 | | | | $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ | |
| Regist | TAD | $(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$ | 76, 88 | | | | $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ | |
| | TAZ | $(A_1, A_0) \leftarrow (Z_1, Z_0)$ 81, 88 $(A_3, A_2) \leftarrow 0$ | | | (SP) ← (SP) – 1 | 00.00 | | |
| | TAX | $(A) \leftarrow (X)$ | 80, 88 | | | AMC | $(A) \leftarrow (A) + (M(DP))$ | 60, 90 |
| | TASP | $(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$ | 79, 88 | | C | AMC | $(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$ | 60, 90 |
| | LXY x, y | $(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$ | 66, 88 | | Arithmetic operation | A n | $(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$ | 60, 90 |
| RAM addresses | LZ z | $(Z) \leftarrow z z = 0 \text{ to } 3$ | 66, 88 | | thmetic | AND | $(A) \leftarrow (A) \text{ AND } (M(DP))$ | 61, 90 |
| √M add | INY | (Y) ← (Y) + 1 | 66, 88 | | Ari | OR | $(A) \leftarrow (A) OR (M(DP))$ | 68, 90 |
| <u> </u> | DEY | $(Y) \leftarrow (Y) - 1$ | 63, 88 | | | sc | (CY) ← 1 | 71, 90 |
| | ТАМ ј | $(A) \leftarrow (M(DP))$ | 78, 88 | | | RC | (CY) ← 0 | 69, 90 |
| ٦. | | $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 | | | | SZC | (CY) = 0 ? | 74, 90 |
| transfe | XAM j | $(A) \leftarrow \rightarrow (M(DP))$ | 86, 88 | | | СМА | $(A) \leftarrow (\overline{A})$ | 63, 90 |
| RAM to register transfer | | $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 | | | | RAR | →CY → A3A2A1A0 — | 68, 90 |
| RAM to | XAMD j | $ \begin{aligned} (A) &\leftarrow \rightarrow (M(DP)) \\ (X) &\leftarrow (X)EXOR(j) \\ j &= 0 \text{ to } 15 \\ (Y) &\leftarrow (Y) - 1 \end{aligned} $ | 87, 88 | | | | | |

Note: p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4.



INDEX LIST OF INSTRUCTION FUNCTION (continued)

| Group- ing | Mnemonic | Function | Page | | Group- ing | Mnemonic | Function | Page |
|-------------------------|----------|--|--------|---|---------------------|--------------|--|------------------|
| J | SB j | $(Mj(DP)) \leftarrow 1$ j = 0 to 3 | 70, 90 | | _ | DI | (INTE) ← 0 | 64, 94 |
| Bit operation | RB j | $(Mj(DP)) \leftarrow 0$ $j = 0 \text{ to } 3$ | 69, 90 | | | EI SNZ0 | (INTE) ← 1 V10 = 0: (EXF0) = 1 ? | 64, 94 72, 94 |
| Bit o | SZB j | (Mj(DP)) = 0 ? j = 0 to 3 | 74, 90 | | | 0.1710 | After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP | 70.04 |
| ison | SEAM | (A) = (M(DP)) ? | 72, 90 | - | eration | SNZI0 | I12 = 1 : (INT) = "H" ? I12 = 0 : (INT) = "L" ? | 73, 94 |
| Comparison operation | SEA n | (A) = n ? n = 0 to 15 | 71, 90 | | Interrupt operation | TAV1 | (A) ← (V1) | 79, 94 |
| | Ва | (PCL) ← a6-a0 | 61, 92 | | <u>n</u> | TV1A | (V1) ← (A) | 85, 94 |
| ration | BL p, a | (РСн) ← р (Note) | 61, 92 | | | TAV2 | (A) ← (V2) | 79, 94 |
| Branch operation | | (PCL) ← a6-a0 | | | | TV2A | (V2) ← (A) | 85, 94 |
| Branc | BLA p | $(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ | 61, 92 | | | TAI1 | (A) ← (I1) | 77, 94 |
| | ВМ а | (SP) ← (SP) + 1 | 62, 92 | | | TI1A | $(I1) \leftarrow (A)$ | 82, 94 |
| | | $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$ | | | | TAW1 TW1A | $(A) \leftarrow (W1)$ $(W1) \leftarrow (A)$ | 80, 94 85, 94 |
| eration | BML p, a | (SP) ← (SP) + 1 (SK(SP)) ← (PC) | 62, 92 | | | TAW2 | (A) ← (W2) | 80, 94 |
| Subroutine operation | | $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow a6-a0$ | | | | TW2A | (W2) ← (A) | 85, 94 |
| Subr | BMLA p | (SP) ← (SP) + 1 | 62, 92 | | | TAW6 | (A) ← (W6) | 80, 94 |
| | | $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ | | | uc | TW6A | (W6) ← (A) | 86, 94 |
| | | (PCL) ← (DR2–DR0, A3–A0) | | | Timer operation | TAB1 | (B) ← (T17–T14) (A) ← (T13–T10) | 75, 94 |
| | RTI | (PC) ← (SK(SP)) (SP) ← (SP) − 1 | 70, 92 | | Time | T1AB | $(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ | 74, 94 |
| u | RT | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | 70, 92 | | | | $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$ | |
| Return operation | RTS | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | 70, 92 | | | TAB2 | (B) ← (T27–T24) (A) ← (T23–T20) | 75, 94 |
| Retu | | | | | | T2AB | $(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$ | 75, 94 |

Note: p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4.



INDEX LIST OF INSTRUCTION FUNCTION (continued)

| Group- ing | Mnemonic | Function | Page | Group- ing | Mnemonic | Function | Page |
|------------------------|---------------|---|----------|--------------------------|------------|---|--------|
| - 0 | TR1AB | $(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ | 84, 94 | | IAK | (A ₀) ← (K) (A ₃ –A ₁) ← 0 | 65, 96 |
| ration | SNZT1 | V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 | 73, 94 | | OKA | (K) ← (A0) | 67, 96 |
| Timer operation | | V12 = 1: SNZT1 = NOP | | | TK0A | (K0) ← (A) | 82, 96 |
| Ē | SNZT2 | V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 | 73, 94 | uo <u>i</u> | TAK0 | (A) ← (K0) | 77, 96 |
| | | After skipping, $(T2F) \leftarrow 0$ $V13 = 1: SNZT2 = NOP$ PO (A) \leftarrow (P0) 65, 96 POA (P0) \leftarrow (A) 67, 96 | t operat | TK1A | (K1) ← (A) | 82, 96 | |
| | IAP0 | (A) ← (P0) | 65, 96 | Output | TAK1 | (A) ← (K1) | 77, 96 |
| | ОР0А | (P0) ← (A) | 67, 96 |)/tndul | TK2A | (K2) ← (A) | 83, 96 |
| | IAP1 | (A) ← (P1) | 65, 96 | | TAK2 | (A) ← (K2) | 78, 96 |
| | OP1A | (P1) ← (A) | 67, 96 | | TPU0A | (PU0) ← (A) | 83, 96 |
| | IAP2 | (A1, A0) ← (P21, P20) (A3, A2) ← 0 | 65, 96 | | TPU1A | (PU1) ← (A) | 84, 96 |
| | OP2A | (P21, P20) ← (A1, A0) | 68, 96 | | TPU2A | (PU2) ← (A) | 84, 96 |
| | CLD | (D) ← 1 | 62, 96 | | TABAD | In A-D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) | 76, 98 |
| tion | RD | $(D(Y)) \leftarrow 0$ (Y) = 0 to 3 | 69, 96 | | | In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) | |
| Input/Output operation | SD | $(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 3$ | 71, 96 | | TALA | $(A_3, A_2) \leftarrow (AD_1, AD_0)$ $(A_1, A_0) \leftarrow 0$ | 78, 98 |
| put/Outp | SZD | (D(Y)) = 0 ? (Y) = 0 to 3 | 74, 96 | u | TADAB | $(AD7-AD4) \leftarrow (B)$ | 77, 98 |
| <u>u</u> | SCP | (C) ← 1 | 71, 96 | peratic | | (AD3–AD0) ← (A) | |
| | RCP | (C) ← 0 | 69, 96 | A-D conversion operation | TAQ1 | (A) ← (Q1) | 79, 98 |
| | | | | conver | TQ1A | (Q1) ← (A) | 84, 98 |
| | SNZCP (C) = 1 | (C) = 1 ? | 72, 96 | A-D 0 | ADST | (ADF) ← 0 Q13 = 0: A-D conversion starting Q13 = 1: Comparator operation starting | 60, 98 |
| | | | | | SNZAD | V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP | 72, 98 |
| | | | | | | | |



INDEX LIST OF INSTRUCTION FUNCTION (continued)

| | <u>CLIST O</u> | F INSTRUCTION FUNCT | ION (coi |
|-----------------|----------------|--|----------|
| Group- ing | Mnemonic | Function | Page |
| | NOP | (PC) ← (PC) + 1 | 67, 98 |
| | POF2 | RAM back-up | 68, 98 |
| | EPOF | POF2 instructions valid | 64, 98 |
| | SNZP | (P) = 1 ? | 73, 98 |
| | DWDT | Stop of watchdog timer function enabled | 64, 98 |
| eration | WRST | (WDF1) = 1 ? After skipping, $(WDF1) ← 0$ | 86, 98 |
| Other operation | СМСК | Ceramic oscillation circuit selected | 63, 98 |
| | CRCK | RC oscillation circuit selected | 63, 98 |
| | TAMR | $(A) \leftarrow (MR)$ | 78, 98 |
| | TMRA | $(MR) \leftarrow (A)$ | 83, 98 |
| | | | |
| | | | |
| | | | |

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

| A n (Add n | and accumulator) | | | | |
|-------------------|--|-----------------|------------------|-------------|--------------------------|
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | | words | cycles | l and a | |
| | 16 | 1 | 1 | _ | Overflow = 0 |
| Operation: | (A) ← (A) + n | Grouping: | Arithmetic | operation | |
| | n = 0 to 15 | Description | : Adds the | value n in | the immediate field to |
| | | | | | a result in register A. |
| | | | | | g CY remains unchanged. |
| | | | | | ction when there is no |
| | | | | | of operation. |
| | | | | | struction when there is |
| 1007/100 | | | Overnow as | s the resul | of operation. |
| | O conversion STart) | Nih a.u. a.f | Number of | Flor CV | Olvin annulition |
| Instruction code | D9 D0 1 0 0 1 1 1 1 1 2 9 F 40 | Number of words | Number of cycles | Flag CY | Skip condition |
| 0000 | 1 0 1 0 0 1 1 1 1 1 2 2 9 F 16 | 1 | 1 | _ | _ |
| Operation: | (ADF) ← 0 | Grouping: | A-D conve | reion oper | ation |
| Operation: | Q13 = 0: A-D conversion starting | | | | onversion completion |
| | Q13 = 1: Comparator operation starting | | | | conversion at the A-D |
| | (Q13 : bit 3 of A-D control register Q1) | | - | | 3 = 0) or the compara- |
| | | | tor operati | on at the o | omparator mode (Q13 |
| | | | = 1) is star | ted. | |
| | | | | | |
| | | | | | |
| | ccumulator and Memory) | | I | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 0 0 0 0 0 0 1 0 1 0 1 0 ₂ 0 0 A ₁₆ | 1 | 1 | _ | _ |
| | (A) (A) (M(DD)) | | | | |
| Operation: | $(A) \leftarrow (A) + (M(DP))$ | Grouping: | Arithmetic | | f M(DP) to register A. |
| | | Description | | | egister A. The contents |
| | | | | | ins unchanged. |
| | | | , | J | J |
| | | | | | |
| | | | | | |
| | | | | | |
| | accumulator, Memory and Carry) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 0 0 0 0 0 0 1 0 1 1 ₂ 0 0 B ₁₆ | | · · | 0/4 | |
| | | 1 | 1 | 0/1 | |
| Operation: | $(A) \leftarrow (A) + (M(DP)) + (CY)$ | Grouping: | Arithmetic | operation | |
| | $(CY) \leftarrow Carry$ | Description | | | M(DP) and carry flag |
| | | | - | | res the result in regis- |
| | | | ter A and c | arry flag C | Υ. |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

| | al AND between accumulator a | na memory) | | | | | |
|-------------------|---|-------------------------|-------------|-------------------|--|--------------------------------------|---|
| Instruction code | D9 0 0 0 0 1 1 0 0 | Do 0 1 8 | 7 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | | 」 16 | 1 | 1 | - | - |
| Operation: | $(A) \leftarrow (A) \text{ AND } (M(DP))$ | | | Grouping: | Arithmetic | operation | |
| | () () () () () () () () () | | | | : Takes the | AND opera | ation between the con |
| | | | | | | - | and the contents on the contents of the content of |
| B a (Branc | to address a) | | | | | | |
| Instruction code | D9 | Do 1 ao 2 1 8 a | 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | | | 1 | 1 | _ | _ |
| Operation: | (PCL) ← a6 to a0 | | | Grouping: | Branch ope | eration | |
| | | | | Description | | | : Branches to addres |
| | | | | Note: | a in the ide Specify the including the | e branch a | ddress within the page |
| Instruction | anch Long to address a in page | Do | | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 0 0 1 1 1 p4 p3 p2 p | 1 p0 2 0 E p | | 2 | 2 | - | _ |
| | 1 0 0 a6 a5 a4 a3 a2 a | 1 a0 ₂ 2 a a | 16 | Grouping: | Branch ope | eration | |
| Operation: | (PCH) ← p | | | Description | | | : Branches to address |
| | (PCL) ← a6 to a0 | | | | a in page p |). | |
| | | | | Note: | p is 0 to 15 for M34506 | | 06M2, and p is 0 to 3 [.] |
| BLA p (Bra | nch Long to address (D) + (A) | in page p) | | | | | |
| Instruction | D9 | D0 | 7 | Number of | Number of cycles | Flag CY | Skip condition |
| code | 0 0 0 0 0 1 0 0 0 | | 16 | words 2 | 2 | _ | _ |
| | 1 0 0 p4 0 0 p3 p2 p | 1 p0 ₂ 2 p p | _16 | Grouping: | Branch ope | eration | |
| Operation: | $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ | | | Description Note: | : Branch out (DR2 DR1 registers D | of a page DRo A3 A3 and A in p | : Branches to addres 2 A1 A0)2 specified by page p. 06M2, and p is 0 to 3 |



| | _ | I | | I | -·· | |
|-------------|---|-----------------|---|--------------|--|--|
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
| code | 0 1 0 a6 a5 a4 a3 a2 a1 a0 2 1 a a 16 | 1 | 1 | _ | _ | |
| Operation: | (SP) ← (SP) + 1 | Grouping: | Subroutine | call opera | ation | |
| | $(SK(SP)) \leftarrow (PC)$ | Description | : Call the s | ubroutine | in page 2 : Calls th | |
| | (PCH) ← 2 | | subroutine | at address | s a in page 2. | |
| | (PCL) ← a6–a0 | Note: | | | ng from page 2 to an be called with the BN | |
| | | | | | arts on page 2. | |
| | | | | | the stack because the | |
| | | | maximum l | evel of sub | routine nesting is 8. | |
| BML p, a (| Branch and Mark Long to address a in page p) | • | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition | |
| code | 0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p 16 | words 2 | cycles 2 | _ | | |
| | 1 0 0 a6 a5 a4 a3 a2 a1 a0 2 2 a a 16 | | 2 | | | |
| | | Grouping: | Subroutine | | | |
| Operation: | $(SP) \leftarrow (SP) + 1$ | Description | | | Calls the subroutine a | |
| | $(SK(SP)) \leftarrow (PC)$ | | address a | | | |
| | (PCH) ← p | Note: | p is 0 to 15 for M34506M2, and p is 0 to 3 for M34506M4/E4. | | | |
| | (PCL) ← a6–a0 | | | | the stack because the | |
| | | | | | routine nesting is 8. | |
| | | | тахитатт | 010101000 | rodano nobang lo b. | |
| RMI A n (F | Branch and Mark Long to address (D) + (A) in page (| <u> </u> | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition | |
| code | 0 0 0 0 1 1 0 0 0 0 2 0 3 0 | words | cycles | | • | |
| | 1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p ₁₆ | 2 | 2 | _ | _ | |
| | 1 0 0 p4 0 0 p3 p2 p1 p0 2 Z p p p 16 | Grouping: | Subroutine | | | |
| Operation: | $(SP) \leftarrow (SP) + 1$ | Description | | | Calls the subroutine a | |
| | $(SK(SP)) \leftarrow (PC)$ | | • | | Ro A3 A2 A1 A0)2 speci | |
| | $(PCH) \leftarrow p$ | | | | nd A in page p. | |
| | $(PCL) \leftarrow (DR2-DR0, A3-A0)$ | Note: | p is 0 to 1 for M34506 | | 506M2, and p is 0 to 3 ^r | |
| | | | Be careful | not to over | the stack because the | |
| | | | maximum l | evel of sub | routine nesting is 8. | |
| CLD (CLea | r port D) | | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition | |
| code | | words | cycles | | | |
| | | 1 | 1 | _ | - | |
| Operation: | (D) ← 1 | Grouping: | Input/Outp | ut operation | n | |
| | | | : Sets (1) to | • | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |



| | * | | | | |
|------------------|--|--------------------------|---------------------------------------|--|--|
| | Iplement of Accumulator) | 1 | 1 | | |
| Instruction code | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | _ | - |
| Operation: | $(A) \leftarrow \overline{(A)}$ | Grouping: | Arithmetic | operation | |
| | | Description | : Stores the A's conten | | mplement for register er A. |
| CMCK (Cld | ock select: ceraMic oscillation ClocK) | | | | |
| Instruction code | D9 D0 1 0 0 1 1 0 1 0 2 9 A 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | Ceramic oscillation circuit selected | Grouping: | Other oper | ration | |
| | | Description | : Selects th stops the r | | oscillation circuit and |
| CRCK (Clo | ock select: Rc oscillation ClocK) D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | 1 0 1 0 0 1 1 0 0 1 1 ₂ 2 9 B ₁₆ | words | cycles | | |
| | | 1 | 1 | _ | _ |
| Operation: | RC oscillation circuit selected | Grouping: Description | Other oper : Selects the the ring os | e RC oscill | ation circuit and stops |
| DEY (DEcr | rement register Y) | • | | | |
| Instruction | D9 D0 0 0 0 1 0 1 1 1 1 7 10 1 7 10 10 1 1 1 1 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | (Y) = 15 |
| Operation: | $(Y) \leftarrow (Y) - 1$ | Grouping: Description | As a resultents of registers skipped. | 1 from the lt of subtragister Y is 7. When the | contents of register Y. action, when the con- 15, the next instruction contents of register Y truction is executed. |

| DI (Disable | e Interrupt) | | | | |
|--------------------|---|--------------------------|--|-----------------------|---|
| Instruction code | D9 D0 0 0 0 0 0 1 0 0 0 4 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | (INTE) ← 0 | Grouping: Description | Interrupt con: Clears (0) disables the | to interrup | t enable flag INTE, and |
| | | Note: | | | by executing the DI in- ing 1 machine cycle. |
| DWDT (Dis | sable WatchDog Timer) | | | | |
| Instruction code | D9 D0 1 0 0 1 1 1 0 0 2 2 9 C 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 116 | 1 | 1 | _ | - |
| Operation: | Stop of watchdog timer function enabled | Grouping: Description | | watchdog struction | timer function by the after executing the |
| EI (Enable | Interrupt) | | | | |
| Instruction | D9 D0 0 0 0 0 0 1 0 1 0 5 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 0 0 0 0 1 0 1 0 1 2 | 1 | 1 | _ | _ |
| Operation: | (INTE) ← 1 | Grouping: | Interrupt c | | |
| | | Description | enables th | | enable flag INTE, and |
| | | Note: | Interrupt is | enabled | by executing the EI in- ing 1 machine cycle. |
| EPOF (Ena | able POF instruction) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | - |
| Operation: | POF2 instruction valid | Grouping: Description | | immedia | te after POF or POF2 xecuting the EPOF in- |
| | | | | | |



| IAK (Input | Accumulator from port K) | | | | |
|------------------|---|-----------------------------|--|--|---|
| Instruction code | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | $ (A0) \leftarrow (K) $ $ (A3-A1) \leftarrow 0 $ | Grouping: Description Note: | (A ₀) of reg After this | the conten ister A. instructio the high-o | nts of port K to the bit n is executed, "0" i rder 3 bits (A3-A1) o |
| IAP0 (Inpu | at Accumulator from port P0) | | | | |
| Instruction code | D9 D0 1 0 0 1 1 0 0 0 0 0 0 0 2 2 6 0 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | _ | _ |
| Operation: | (A) ← (P0) | Grouping: | Input/Outp | | on f port P0 to register A. |
| Instruction | nt Accumulator from port P1) | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 1 0 0 1 1 0 0 0 0 1 1 2 2 6 1 16 | 1 | 1 | _ | _ |
| Operation: | (A) ← (P1) | Grouping: Description | Input/Outp | | on f port P1 to register A. |
| IAP2 (Inpu | t Accumulator from port P2) | | | | |
| Instruction code | D9 D0 1 0 0 1 1 0 0 0 1 0 2 6 2 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | $(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$ | Grouping: Description Note: | der 2 bits (After this | the input o (A1, A0) of instructio | f port P2 to the low-or |

| INY (INcre | ment register Y) | | | | |
|------------------|--|---|--|--|---|
| Instruction code | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 0 0 0 0 0 1 0 0 1 1 2 0 1 3 16 | 1 | 1 | _ | (Y) = 0 |
| Operation: | $(Y) \leftarrow (Y) + 1$ | Grouping: Description | sult of ac register Y skipped. W | the content ddition, wo is 0, the hen the c | es of register Y. As a rehen the contents of e next instruction is contents of register Y is ction is executed. |
| LA n (Load | d n in Accumulator) | 1 | | | |
| Instruction code | D9 D0 0 0 1 1 1 n n n n 0 0 7 n 40 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | Continuous description |
| Operation: | (A) ← n n = 0 to 15 | Grouping: Description | register A. When the coded and struction | value n in LA instruct d executed is exec | the immediate field to tions are continuously d, only the first LA in- uted and other LA d continuously are |
| | Load register X and Y with x and y) | 1 | | T=: 0\(\) | |
| Instruction code | D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 3 X y 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y ₁₆ | 1 | 1 | - | Continuous description |
| Operation: | $(X) \leftarrow x x = 0 \text{ to } 15$ $(Y) \leftarrow y y = 0 \text{ to } 15$ | Grouping: RAM addresses Description: Loads the value x in the immediate fiel register X, and the value y in the immediate field to register Y. When the LXY inst tions are continuously coded and executionly the first LXY instruction is executed and other LXY instructions coded continuously are skipped. | | | |
| LZ z (Load | register Z with z) | • | | | |
| Instruction code | D9 D0 0 0 0 1 0 0 1 0 21 20 2 0 4 8 +z 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | [| 1 | 1 | _ | - |
| Operation: | $(Z) \leftarrow z z = 0 \text{ to } 3$ | Grouping: Description | RAM address: Loads the register Z. | | the immediate field to |



| Peration) D9 | Number of words 1 Grouping: | Number of cycles 1 Input/Outp | Flag CY ut operatioe e contents | Skip condition - 1 to program countenain unchanged. Skip condition - n of bit 0 (Ao) of registe |
|--|--|---|--|---|
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words 1 Grouping: | Other oper No operat value, and Number of cycles 1 Input/Outp Outputs th | ration ion; Adds others rem Flag CY ut operatio e contents | 1 to program countenain unchanged. Skip condition |
| $(PC) \leftarrow (PC) + 1$ $ut \ port \ K \ from \ Accumulator)$ $D_9 \qquad \qquad D_0$ $1 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 2 \ 2 \ 1 \ F \ _{16}$ | Number of words 1 Grouping: | Other oper No operat value, and Number of cycles 1 Input/Outp Outputs th | ration ion; Adds others rem Flag CY ut operatio e contents | Skip condition |
| ut port K from Accumulator) D9 D0 1 0 0 0 0 1 1 1 1 1 1 2 2 1 F 16 | Number of words 1 Grouping: | Number of cycles Input/Outp Outputs th | Flag CY ut operatioe e contents | Skip condition |
| D9 | Number of words 1 Grouping: | Number of cycles 1 Input/Outp : Outputs th | Flag CY ut operatio e contents | Skip condition |
| D9 | words 1 Grouping: | cycles 1 Input/Outp : Outputs th | ut operatio | _ _ n |
| 1 0 0 0 0 1 1 1 1 1 ₂ 2 1 F ₁₆ | words 1 Grouping: | cycles 1 Input/Outp : Outputs th | ut operatio | _ _ |
| 16 | Grouping: | Input/Outp : Outputs th | ut operatio e contents | |
| $(K) \leftarrow (A_0)$ | | : Outputs th | e contents | |
| | Description | | | of bit 0 (A ₀) of registe |
| | | | | |
| put port P0 from Accumulator) | Number of words | Number of cycles | Flag CY | Skip condition |
| 1 0 0 0 1 0 0 0 0 0 0 2 2 2 0 16 | | 1 | _ | _ |
| (P0) ← (A) | Grouping: | Input/Outp | ut operatio | n |
| | | | | s of register A to por |
| put port P1 from Accumulator) | | | | |
| D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| 1 0 0 0 1 0 0 0 1 1 2 2 2 1 16 | 1 | 1 | - | - |
| (P1) ← (A) | Grouping: | Input/Outp | ut operatio | n |
| | Description | : Outputs the P1. | ne content: | s of register A to por |
| <u>_</u> | 1 0 0 0 1 0 0 0 1 2 2 1 1 | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ |

| Number of Flag CY Skip condition | OP2A (Out | tout part P2 from Accumulator\ | | | | |
|--|-------------|--------------------------------------|-------------|--|--|---|
| Code 1 0 0 1 0 0 1 0 2 2 2 2 1 1 1 1 - - Operation: (P21, P20) ← (A1, A0) OR (logical OR between accumulator and memory) Instruction code D9 D0 Number of (A1, A0) Number of (A1, A0) <th></th> <th></th> <th>Number of</th> <th>Number of</th> <th>Flag CV</th> <th>Skin condition</th> | | | Number of | Number of | Flag CV | Skin condition |
| Operation: (P21, P20) ← (A1, A0) Operation: (P21, P20) ← (A1, A0) Operation: Outputs the contents of the low-order 2 bit (A1, A0) of register A to port P2. | | | | | l lag C1 | Skip condition |
| Description: Outputs the contents of the low-order 2 bit (A1, A0) of register A to port P2. Description: Outputs the contents of the low-order 2 bit (A1, A0) of register A to port P2. | oodo | 1 0 0 0 1 0 0 1 0 0 1 0 2 2 2 2 16 | 1 | 1 | _ | - |
| Description: Outputs the contents of the low-order 2 bit (A1, A0) of register A to port P2. Description: Outputs the contents of the low-order 2 bit (A1, A0) of register A to port P2. | Operation: | (P21 P20) ← (A1 An) | Grouning: | Innut/Outn | ut operatio | nn |
| OR (logical OR between accumulator and memory) Instruction code □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ | oporumo | (1.21), 1.20) (1.11), 1.0) | | | | |
| Number of words Number of words Number of words Number of cycles Flag CY Skip condition | | | | (A ₁ , A ₀) of | register A | to port P2. |
| code | OR (logica | I OR between accumulator and memory) | 1 | | | |
| Operation: (A) — (A) OR (M(DP)) POF2 (Power OFf2) Instruction code RAM back-up RAM back-up Grouping: Arithmetic operation Description: Takes the OR operation between the cortents of register A and the contents of M(DP), and stores the result in register A. Skip condition vords Grouping: Arithmetic operation Description: Takes the OR operation between the cortents of register A and the contents of M(DP), and stores the result in register A. Number of Number of Skip condition vords Grouping: Other operation Description: Puts the system in RAM back-up state be executing the POF2 instruction after executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction, this instruction is equivalent to the NOP instruction. RAR (Rotate Accumulator Right) Instruction Description: Number of Number of Vordes vords vords Operation: Puts the system in RAM back-up state be executing the EPOF instruction after executing the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. RAR (Rotate Accumulator Right) Instruction Description: Number of Number of Vordes vordes vordes vordes vordes vordes to the NOP instruction. Operation: Puts the system in RAM back-up state be executing the EPOF instruction is not executed before executing the EPOF instruction, this instruction is equivalent to the NOP instruction. Operation: Puts the State of Number of Vordes vord | Instruction | D9 D0 | | | Flag CY | Skip condition |
| Operation: (A) ← (A) OR (M(DP)) Comparison Code Co | code | 0 0 0 0 0 1 1 0 0 1 2 0 1 9 16 | | | _ | _ |
| POF2 (Power OFf2) Instruction code Description | | | ' | , | | |
| tents of register A and the contents of M(DP), and stores the result in register A. POF2 (Power OFf2) Instruction Code O O O O O O O O O | Operation: | $(A) \leftarrow (A) OR (M(DP))$ | | | - | |
| Instruction code Description: RAM back-up RAM back-up Grouping: Operation: RAM back-up Operation: Operation: RAM back-up Operation: Op | | | Description | tents of r | egister A | and the contents of |
| Code O O O O O O O O O | POF2 (Pov | wer OFf2) | | | | |
| Operation: RAM back-up Crouping: Other operation Puts the system in RAM back-up state be executing the POF2 instruction after executing the EPOF instruction. Operations all functions are stopped. | | D9 D0 | | | Flag CY | Skip condition |
| Description: Puts the system in RAM back-up state be executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. RAR (Rotate Accumulator Right) Instruction Description: Number of words cycles Number of cycles Skip condition The POF instruction is equivalent to the NOP instruction. RAR (Rotate Accumulator Right) Instruction Description: Number of cycles Skip condition The POF instruction is not executed before executing this instruction is not executed before executing the EPOF instruction is not executed before executing the EPOF instruction is not executed before executing the EPOF instruction is not executed before executing this instruction. | code | 0 0 0 0 0 0 1 0 0 0 2 | | - | _ | _ |
| Description: Puts the system in RAM back-up state be executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. RAR (Rotate Accumulator Right) Instruction Description: Number of words cycles Number of cycles Skip condition The POF instruction is equivalent to the NOP instruction. RAR (Rotate Accumulator Right) Instruction Description: Number of cycles Skip condition The POF instruction is not executed before executing this instruction is not executed before executing the EPOF instruction is not executed before executing the EPOF instruction is not executed before executing the EPOF instruction is not executed before executing this instruction. | Operation: | RAM hack-up | Grouping: | Other oper | ation | |
| executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction. RAR (Rotate Accumulator Right) Instruction D9 D0 Number of words Voycles Number of cycles Number of cycles 1 1 0/1 - Operation: Arithmetic operation Description: Rotates 1 bit of the contents of register A in cluding the contents of carry flag CY to the | Operation. | ITAINI Dack-up | | | | RAM back-up state by |
| | | | | executing ecuting the all function If the EPOF executing | the POF2 e EPOF ins es are stop instruction this instruction | 2 instruction after ex- struction. Operations of ped. n is not executed before stion, this instruction is |
| | RAR (Rota | ate Accumulator Right) | | | | |
| Operation: CY \rightarrow A3A2A1A0 | Instruction | D9 D0 | | | Flag CY | Skip condition |
| Description: Rotates 1 bit of the contents of register A in cluding the contents of carry flag CY to the | | 0 0 0 0 1 1 1 0 1 2 0 1 5 16 | 1 | 1 | 0/1 | - |
| Description: Rotates 1 bit of the contents of register A in cluding the contents of carry flag CY to the | Operation: | →CY → A3A2A1A0 h | Grouping: | Arithmetic | operation | |
| | | | | : Rotates 1 b cluding the | oit of the co | - |



| | • | | | | |
|------------------|--|--|------------------|---------------|--|
| RB j (Rese | et Bit) | | | | |
| Instruction code | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 | 1 | _ | _ |
| Operation: | $(Mj(DP)) \leftarrow 0$ | Grouping: | Bit operation | on . | |
| | j = 0 to 3 | | : Clears (0) | the conten | ts of bit j (bit specified e immediate field) o |
| RC (Reset | Carry flag) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | 0 | - |
| Operation: | $(CY) \leftarrow 0$ | Grouping: | Arithmetic | operation | |
| | | Description | : Clears (0) | to carry flaφ | 3 CY. |
| RCP (Rese | · | | North | [FI- :: 0\/] | Ol : I'ii |
| Instruction code | D9 D0 1 0 0 0 1 1 0 0 0 2 2 8 C 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | _ | _ |
| Operation: | $(C) \leftarrow 0$ | Grouping: Input/Output operation Description: Clears (0) to port C. | | | |
| | | | | · | |
| | port D specified by register Y) | _ | 1 | | |
| Instruction code | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | - | _ |
| Operation: | $(D(Y)) \leftarrow 0$ However, (Y) = 0 to 3 | Grouping: Input/Output operation Description: Clears (0) to a bit of port D specified by re Note: Set 0 to 3 to register Y because portion four ports (Do-D3). When values except above are set to ter Y, this instruction is equivalent NOP instruction. | | | D specified by register Y r Y because port D is above are set to regis |

| DT (DoTur | n from subroutine) | | - | | | |
|-------------|--|---|---------------------------|--------------|----------------------------|--|
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition | |
| code | | words | cycles | riag C1 | Skip condition | |
| code | 0 0 0 1 0 0 1 0 0 1 0 2 | 1 | 2 | - | - | |
| Operation: | $(PC) \leftarrow (SK(SP))$ | Grouping: | Return ope | ration | | |
| орогино | $(SP) \leftarrow (SP) - 1$ | | | | outine to the routine | |
| | | | called the | subroutine | | |
| RTI (ReTu | rn from Interrupt) | | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition | |
| code | 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 2 0 4 6 | words | cycles | | | |
| | ., | 1 | 1 | _ | _ | |
| Operation: | $(PC) \leftarrow (SK(SP))$ | Grouping: | Return ope | eration | | |
| - | $(SP) \leftarrow (SP) - 1$ | | | | upt service routine to | |
| | | | main routir | ne. | | |
| | | | | | of data pointer (X, Y, Z), | |
| | | | | | s, NOP mode status by | |
| | | | | | iption of the LA/LXY in- | |
| | | | struction, states just | - | and register B to the | |
| | | | States just | belole lille | errupt. | |
| | urn from subroutine and Skip) | 1 | 1 | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
| code | 0 0 0 1 0 0 0 1 0 0 1 0 1 2 | 1 | 2 | _ | Skip at uncondition | |
| | | | | | | |
| Operation: | $(PC) \leftarrow (SK(SP))$ | Grouping: Return operation Description: Returns from subroutine to the routine | | | | |
| | (SP) ← (SP) − 1 | Description | | | | |
| | | called the subroutine, and skips the next in- struction at uncondition. | | | | |
| | | | Struction | t unconditi | OII. | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| SB j (Set E | Bit) | | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition | |
| code | 0 0 0 1 0 1 1 1 j j ₂ 0 5 ^C _{+j 16} | words | cycles | l lag o i | Omp condition | |
| | 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 | 1 | _ | - | |
| 0 | (M*(DD)) 0 | | <u> </u> | | | |
| Operation: | $ (Mj(DP)) \leftarrow 0 j = 0 \text{ to } 3 $ | Grouping: | Bit operation | | of bit j (bit specified by | |
| | J = 0 to 3 | Description | | | nediate field) of M(DP). | |
| | | | inc value j | | iodiate ficial of M(DF). | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| - | | 1 | | | | |

| SC (Set Co | army floor | | | | |
|------------------|--|---|------------------|--------------|----------------|
| SC (Set Ca | | | | EL 0)/ | 01.1 |
| Instruction code | D9 D0 0 0 0 0 1 1 1 1 2 0 0 7 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | 1 | _ |
| Operation: | (CY) ← 1 | Grouping: | Arithmetic | operation | |
| | | Description | : Sets (1) to | carry flag | CY. |
| | | | | | |
| SCP (Set F | Port C) | , | | | |
| Instruction | D9 D0 1 0 1 0 0 0 1 1 0 1 2 8 D 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | - |
| Operation: | (C) ← 1 | Grouping: | Input/Outp | ut operation | on |
| · | | | : Sets (1) to | | |
| SD (Set po | ort D specified by register Y) D9 D0 0 0 0 0 0 1 0 1 0 1 2 0 1 5 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | | | | |
| Operation: | $(D(Y)) \leftarrow 1$ | Grouping: Input/Output operation | | | |
| | (Y) = 0 to 3 | Note: Sets (1) to a bit of port D specified by register Y. Set 0 to 3 to register Y because port D is four ports (Do–D3). When values except above are set to register Y, this instruction is equivalent to the NOP instruction. | | | |
| SEA n (Sk | ip Equal, Accumulator with immediate data n) | 1 | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 0 0 0 0 1 0 0 1 0 1 2 0 2 5 16 | 2 | 2 | _ | (A) = n |
| | 0 0 0 1 1 1 1 n n n n ₂ 0 7 n ₁₆ | Grouping: | Compariso | n operatio | n |
| Operation: | (A) = n? n = 0 to 15 | Description: Skips the next instruction when the cotents of register A is equal to the value not the immediate field. Executes the next instruction when the cotents of register A is not equal to the value in the immediate field. | | | |
| | | | | | |



| SEAM (Ski | p Equal, Accumulator with Memory) | | | | |
|------------------|--|---|---|---|---|
| Instruction code | D9 D0 0 0 1 0 0 1 1 0 0 2 6 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 0 1 0 0 1 1 0 2 0 2 0 16 | 1 | 1 | _ | (A) = (M(DP)) |
| Operation: | (A) = (M(DP)) ? | Grouping: | Compariso | n operatio | n |
| | | Description | tents of reg M(DP). Executes t | gister A is e he next ins egister A | uction when the con equal to the contents o struction when the con is not equal to the |
| SNZ0 (Skip | if Non Zero condition of external 0 interrupt reques | t flag) | | | |
| Instruction code | D9 D0 0 0 1 1 1 0 0 0 0 3 8 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | _ | V10 = 0: (EXF0) = 1 |
| Operation: | V10 = 0: (EXF0) = 1 ? | Grouping: | Interrupt or | | |
| | After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1) | Description: When V10 = 0 : Skips the next ins when external 0 interrupt request fla is "1." After skipping, clears (0) to th flag. When the EXF0 flag is "0," exthe next instruction. When V10 = 1 : This instruction is lent to the NOP instruction. | | | |
| SNZAD (S | kip if Non Zero condition of A-D conversion completi | on flag) | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| ooue | 1 0 1 0 0 0 0 1 1 1 1 2 2 8 7 | 1 | 1 | - | V22 = 0: (ADF) = 1 |
| Operation: | V22 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: SNZAD = NOP (V22 : bit 2 of the interrupt control register V2) | Grouping: Description | when A-D is "1." Afte flag. When next instru | = 0 : Skip conversion r skipping the ADF f ction. = 1 : This | os the next instruction no completion flag ADF, clears (0) to the ADF lag is "0," executes the sinstruction is equiva |
| SNZCP (SI | kip if Non Zero condition of Port C) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 1 0 1 0 0 0 1 0 0 1 2 2 8 9 16 | 1 | 1 | _ | (C) = 1 |
| Operation: | (C) = 1 ? | Grouping: Description | tents of po | next instr rt C is "1." he next ins | on uction when the con struction when the con |



| | o if Non Zero condition of external 0 Interrupt input | <u> </u> | | | | |
|------------------|--|--|---|---|--|--|
| Instruction code | D9 D0 D0 0 0 1 1 1 0 1 0 2 0 3 A 16 | Number of words | Number of cycles | Flag CY | Skip condition | |
| | 0 0 0 0 1 1 1 1 0 1 0 ₂ 0 3 A ₁₆ | 1 | 1 | _ | I12 = 0 : (INT) = "L" I12 = 1 : (INT) = "H" | |
| Operation: | I12 = 0 : (INT) = "L" ? | Grouping: | Interrupt o | | | |
| | I12 = 1 : (INT) = "H" ? (I12 : bit 2 of the interrupt control register I1) | Description | when the the next in pin is "H." When I12 | level of IN estruction = 1 : Skip | s the next instruction T pin is "L." Execute When the level of IN T the next instruction T pin is "H." Execute | |
| | | | the next ir pin is "L." | struction | when the level of IN | |
| SNZP (Skij | if Non Zero condition of Power down flag) | | | | | |
| Instruction code | D9 D0 0 0 0 0 0 1 1 0 0 0 3 46 | Number of words | Number of cycles | Flag CY | Skip condition | |
| | 16 | 1 | 1 | _ | (P) = 1 | |
| Operation: | (P) = 1 ? | Grouping: | Other oper | ation | | |
| | | Description | : Skips the r | next instru | ction when the P flag | |
| | | | After skip | ping, the | P flag remains ur | |
| | | | changed. | | | |
| | | | Executes flag is "0." | the next i | nstruction when the | |
| • | ip if Non Zero condition of Timer 1 interrupt request | · · · · · · · · · · · · · · · · · · · | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
| code | 1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16 | 1 | 1 | _ | V12 = 0: (T1F) = 1 | |
| Operation: | V12 = 0: (T1F) = 1 ? | Grouping: | Timer oper | ation | | |
| o por acioni | After skipping, $(T1F) \leftarrow 0$ | | | | os the next instruction | |
| | V12 = 1: SNZT1 = NOP | Description: When V12 = 0 : Skips the next instructio when timer 1 interrupt request flag T1F i | | | | |
| | (V12 = bit 2 of interrupt control register V1) | "1." After skipping, clears (0) to the T1 | | | | |
| | | | flag. When the T1F flag is "0," executes | | | |
| | | | next instru | | | |
| | | | When V12 lent to the | | instruction is equiva | |
| SNZT2 (Sk | ip if Non Zero condition of Timer 2 interrupt request | flag) | 10111 10 1110 | | | |
| Instruction code | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
| code | 1 0 1 0 0 0 0 0 1 2 2 8 1 16 | 1 | 1 | _ | V13 = 0: (T2F) = 1 | |
| Operation: | V13 = 0: (T2F) = 1 ? | Grouping: | Timer oper | ation | | |
| | After skipping, (T2F) \leftarrow 0 | Description | : When V13 | = 0 : Ski | os the next instruction | |
| | V13 = 1: SNZT2 = NOP | when timer 2 interrupt request flag T2F | | | | |
| | (V13 = bit 3 of interrupt control register V1) | | | the T2F f | clears (0) to the T2 lag is "0," executes the | |
| | | | When V13 | | instruction is equiv | |

| 070:(01: | , , , , , , , , , , , , , , , , , , , | • | | | |
|------------------|--|---|---------------------------------------|---|--|
| | o if Zero, Bit) | | | T =: -:. | |
| Instruction code | D9 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | - | (Mj(DP)) = 0 j = 0 to 3 |
| Operation: | (Mj(DP)) = 0 ? | Grouping: | Bit operati | on | • |
| | j = 0 to 3 | Description | tents of bi | t j (bit spe iate field) he next ins | ruction when the con- cified by the value j in of M(DP) is "0." struction when the con-) is "1." |
| SZC (Skip | if Zero, Carry flag) | | | | |
| Instruction code | D9 D0 0 0 1 0 1 1 1 1 1 0 0 2 F 40 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 0 1 0 1 1 1 1 1 2 0 2 1 16 | 1 | 1 | _ | (CY) = 0 |
| Operation: | (CY) = 0 ? | Grouping: | Arithmetic | operation | |
| | | Grouping: Arithmetic operation Description: Skips the next instruction when the contents of carry flag CY is "0." After skipping, the CY flag remains changed. Executes the next instruction when the contents of the CY flag is "1." | | | |
| <u>.</u> | if Zero, port D specified by register Y) | | | | |
| Instruction | D9 D0 | Number of words | Number of | Flag CY | Skip condition |
| code | 0 0 0 0 1 0 0 1 0 0 1 0 0 ₂ 0 2 4 ₁₆ | 2 | cycles 2 | _ | (D(Y)) = 0 (Y) = 0 to 3 |
| | (7.00) | Grouping: | Input/Outp | ut operatio | nn |
| Operation: | (D(Y)) = 0? (Y) = 0 to 3 | Grouping: Input/Output operation Description: Skips the next instruction when a bit of po D specified by register Y is "0." Executes th next instruction when the bit is "1." Note: Set 0 to 3 to register Y because port D i four ports (Do–D3). When values except above are set to register Y, this instruction is equivalent to the NOP instruction. | | | |
| T1AB (Tra | nsfer data to timer 1 and register R1 from Accumula | tor and reg | ister B) | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 1 0 0 0 1 1 0 0 0 0 0 2 2 3 0 16 | 1 | 1 | - | _ |
| Operation: | (T17–T14) ← (B) | Grouping: | Timer oper | ration | - |
| | $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$ | Description | ransfers high-order load regist | the conter 4 bits of ter R1. Tra to the low | nts of register B to the timer 1 and timer 1 re- ansfers the contents or-order 4 bits of timer 1 gister R1. |



| T2AD /Tro | pefor data to timer 2 and register B2 from Assumula | tor and roa | ictor D) | | |
|--------------------------|---|--------------------|---------------------------|----------------------------|------------------------------------|
| Izab (11al | nsfer data to timer 2 and register R2 from Accumula D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | | words | cycles | riag CT | Skip condition |
| code | 1 0 0 0 1 1 0 0 0 1 1 2 | 1 | 1 | _ | _ |
| Operation: | (T27–T24) ← (B) | Grouping: | Timer oper | ation | |
| • | $(R27-R24) \leftarrow (B)$ | Description | : Transfers | the conter | ts of register B to the |
| | $(T23-T20) \leftarrow (A)$ | | high-order | 4 bits of t | imer 2 and timer 2 re- |
| | (R23−R20) ← (A) | | load regist | er R2. Tra | nsfers the contents of |
| | | | register A and timer 2 | | order 4 bits of timer 2 gister R2. |
| TAB (Trans | efer data to Accumulator from register B) | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | 0 0 0 0 0 1 1 1 1 0 2 0 1 E | words | cycles | 1 lag 01 | OKIP CONGRESS |
| | | 1 | 1 | _ | _ |
| Operation: | $(A) \leftarrow (B)$ | Grouping: | Other oper | | |
| | | Description | : Transfers t ister A. | he conten | s of register B to reg- |
| TAB1 (Transfunction code | nsfer data to Accumulator and register B from timer D9 D0 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 16 | 1) Number of words | Number of cycles | Flag CY | Skip condition |
| Operation: | (B) ← (T17–T14) | Grouping: | Timer oper | ration | |
| • | (A) ← (T13–T10) | | | | der 4 bits (T17-T14) of |
| | | | timer 1 to r | register B. | |
| | | | Transfers | the low-ord | der 4 bits (T13-T10) of |
| | | | timer 1 to r | register A. | |
| TAB2 (Tran | nsfer data to Accumulator and register B from timer | 2) | | | |
| Instruction code | D9 D0 1 1 1 0 0 0 1 2 7 1 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| July | 16 | 1 | 1 | _ | - |
| Operation: | (B) ← (T27–T24) | Grouping: | Timer oper | ration | |
| • | (A) ← (T23–T20) | | | | der 4 bits (T27-T24) of |
| | | | timer 2 to r Transfers | register B. the low-ord | der 4 bits (T23-T20) of |
| | | | timer 2 to I | register A. | |

| TABAD (T | ransfer data to Accumulator and register B from regi | ster AD) | | | |
|------------------|---|---|---|--|---|
| Instruction code | D9 D0 1 0 0 1 1 1 1 0 0 1 2 7 9 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | _ | - |
| Operation: | In A-D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A-D control register Q1) | Grouping: Description: | fers the h register AE der 4 bits register A. transfers the | conversion ligh-order to registe (AD5-AI In the com ne middle- AD to regis | ation mode (Q13 = 0), trans- thits (AD9-AD6) of the B, and the middle-or- the D2) of register AD to parator mode (Q13 = 1), order 4 bits (AD7-AD4) ther B, and the low-order egister AD to register A. |
| | nsfer data to Accumulator and register B from regist | | Г | | |
| Instruction code | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 0 1 0 1 0 1 0 1 0 2 | 1 | 1 | _ | _ |
| Operation: | $(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$ | Grouping: Register to register transfer Description: Transfers the high-order 4 bits (E7–E4 register E to register B, and low-order 4 of register E to register A. | | | |
| TABP p (T | ransfer data to Accumulator and register B from Pro | Number of | Number of | p) Flag CY | Skip condition |
| code | 0 0 1 0 0 p4 p3 p2 p1 p0 2 0 8 p 16 | words 1 | cycles 3 | _ | _ |
| Operation: | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$ $(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | Grouping: Description Note: | ing: Arithmetic operation | | |
| TAD (Trans | sfer data to Accumulator from register D) | | | | |
| Instruction | D9 D0 0 0 1 0 1 0 0 0 1 0 5 1 40 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | - |
| Operation: | $(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$ | Grouping: Description Note: | low-order 3 When this | the conter 3 bits (A2– 5 instruction | ransfer nts of register D to the A0) of register A. on is executed, "0" is 3) of register A. |



| TADAR (T | ransfer data to register AD from Accumulator from re | agistar R) | | | |
|-------------|---|--------------------------|---|--|---|
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | | words | cycles | riag C1 | Skip Condition |
| code | 1 0 0 0 1 1 1 0 0 1 2 2 3 9 16 | 1 | 1 | _ | - |
| Operation: | $(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$ | Grouping: Description | struction is In the com fers the c high-order register, a | conversion equivalent aparator m contents 4 bits (AD and the contents) | ation mode (Q13 = 0), this into the NOP instruction. ode (Q13 = 1), transfor register B to the 17-AD4) of comparator ntents of register A to AD3-AD0) of compara- |
| | | | | | entrol register Q1) |
| TAI1 (Trans | sfer data to Accumulator from register I1) | • | ` | | <u> </u> |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| oouc | 1 0 0 1 0 1 0 1 1 2 2 5 3 | 1 | 1 | - | - |
| Operation: | (A) ← (I1) | Grouping: | Interrupt of | peration | |
| | | | | the conter | nts of interrupt control A. |
| TAK0 (Tran | nsfer data to Accumulator from register K0) | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | 1 0 0 1 0 1 0 1 1 0 2 5 6 | words | cycles | i iag o i | Citip Condition |
| | 16 | 1 | 1 | _ | - |
| Operation: | (A) ← (K0) | Grouping: | Input/Outp | ut operatio | n |
| | | | | the conter | nts of key-on wakeup |
| TAK1 (Tran | nsfer data to Accumulator from register K1) | • | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| Jour | 1 0 0 1 0 1 1 0 1 1 2 2 5 9 16 | 1 | 1 | - | - |
| Operation: | (A) ← (K1) | Grouping: | Input/Outp | ut operatio | n |
| | | | | the conter | nts of key-on wakeup |
| | | | | | |

| TAK2 (Trai | nsfer data to Accumulator from register K2) | | | | |
|------------------|---|---|--|-------------|-------------------------------------|
| Instruction code | D9 D0 1 0 1 1 0 1 0 1 0 2 2 5 A 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | _ | _ |
| Operation: | $(A) \leftarrow (K2)$ | Grouping: | Input/Outp | ut operatio | n |
| | | Description | : Transfers control reg | | nts of key-on wakeup register A. |
| TALA (Tra | nsfer data to Accumulator from register LA) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | (A3, A2) ← (AD1, AD0) | Grouping: | A-D conve | ersion oper | ation |
| | $(A_1, A_0) \leftarrow 0$ | Description | der 2 bits (AD1, AD0) of gh-order 2 bits (A3, A2) on is executed, "0" is der 2 bits (A1, A0) of | | |
| | nsfer data to Accumulator from Memory) | | Γ | ı | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 1 0 1 1 0 0 j j j j ₂ 2 C j ₁₆ | 1 | 1 | _ | _ |
| Operation: | $ (A) \leftarrow (M(DP)) $ $ (X) \leftarrow (X)EXOR(j) $ $ j = 0 \text{ to } 15 $ | Grouping: RAM to register transfer Description: After transferring the contents of M(DP) register A, an exclusive OR operation performed between register X and the value in the immediate field, and stores the sult in register X. | | | |
| | ansfer data to Accumulator from register MR) | | | | |
| Instruction code | D9 D0 1 0 1 0 1 0 0 1 0 2 5 2 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | $(A) \leftarrow (MR)$ | Grouping: Other operation Description: Transfers the contents of clock control rister MR to register A. | | | |



| TAO4 /Tro | notor data to Acquimulator from register (11) | | - | | |
|------------------|---|--------------------------|----------------------------|-------------|--|
| | nsfer data to Accumulator from register Q1) | Number of | Ni. mala a n. af | Flar CV | Olein ann dition |
| Instruction code | D9 D0 | words | Number of cycles | Flag CY | Skip condition |
| oode | 1 0 0 1 0 0 1 0 0 0 1 0 0 2 2 4 4 4 16 | 1 | 1 | _ | _ |
| Operation: | (A) ← (Q1) | Grouping: | A-D conve | rsion opera | ation |
| | | | | the conten | ts of A-D control regis |
| TASP (Trai | nsfer data to Accumulator from Stack Pointer) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 0 0 0 1 0 1 0 0 0 0 0 0 1 | 1 | 1 | _ | _ |
| Operation: | (A2–A0) ← (SP2–SP0) | Grouping: | Register to | register tr | ansfer |
| oporumon. | $(A3) \leftarrow 0$ | | | | ts of stack pointer (SP) |
| | | | to the low- | order 3 bit | s (A2-A0) of register A |
| | | Note: | | | n is executed, "0" is 3) of register A. |
| TAV1 (Tran | nsfer data to Accumulator from register V1) | | | | |
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | 0 0 0 1 0 1 0 1 0 0 2 0 5 4 | words 1 | cycles 1 | _ | _ |
| Onorotion | (A) ← (V1) | Carrier and | lata un vat av | | |
| Operation: | $(A) \leftarrow (V1)$ | Grouping: Description | Interrupt or Transfers | | nts of interrupt contro |
| | | · | register V1 | | · |
| TAV2 (Tran | nsfer data to Accumulator from register V2) | | | | |
| Instruction | D9 D0 0 0 1 0 1 0 1 0 1 0 5 5 40 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 1 0 1 0 1 0 1 2 0 3 3 16 | 1 | 1 | _ | _ |
| Operation: | (A) ← (V2) | Grouping: | Interrupt of | peration | |
| | | Description | : Transfers register V2 | | nts of interrupt control r A. |
| | | | | | |



| | · · · · · · · · · · · · · · · · · · · | • | | | |
|------------------|--|--------------------------|----------------------------------|------------|-----------------------------------|
| | insfer data to Accumulator from register W1) | | | | |
| Instruction code | D9 D0 1 0 0 1 0 1 1 2 4 B 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 1 0 0 1 0 0 1 0 1 1 2 2 4 5 16 | 1 | 1 | _ | _ |
| Operation: | (A) ← (W1) | Grouping: | Timer oper | ration | |
| | | | | the conten | s of timer control reg- |
| TAW2 (Tra | unsfer data to Accumulator from register W2) | | | | |
| Instruction code | D9 D0 1 0 0 1 0 0 1 1 0 0 2 2 4 C 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 1 0 0 1 0 0 1 1 0 0 2 2 4 0 16 | 1 | 1 | - | - |
| Operation: | (A) ← (W2) | Grouping: | Timer oper | ration | |
| · | | | : Transfers | | ts of timer control reg- |
| TAW6 (Tra | nsfer data to Accumulator from register W6) | Number of | Number of | Flag CY | Skip condition |
| code | 1 0 0 1 0 1 0 0 0 0 2 2 5 0 16 | words | cycles | | |
| | | 1 | 1 | _ | _ |
| Operation: | (A) ← (W6) | Grouping: Description | Timer oper Transfers ister W6 to | the conten | ts of timer control reg |
| TAX (Trans | sfer data to Accumulator from register X) | | | | |
| Instruction | D9 D0 0 0 1 0 1 0 0 1 0 0 5 2 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 1 0 1 0 0 1 0 2 | 1 | 1 | _ | _ |
| Operation: | $(A) \leftarrow (X)$ | Grouping: Description | Register to: Transfers ister A. | | ansfer ts of register X to reg |



| TAV /Trans | sfor data to Acquimulator from register V | | | | |
|------------------|--|---|------------------|-----------------------|---|
| Instruction code | Sfer data to Accumulator from register Y) D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 0 0 1 1 1 1 1 1 2 0 1 F 16 | 1 | 1 | _ | - |
| Operation: | $(A) \leftarrow (Y)$ | Grouping: | Register to | register tr | ansfer |
| | | Description | | | s of register Y to regis- |
| TAZ (Trans | sfer data to Accumulator from register Z) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 0 0 0 1 0 1 0 1 0 0 1 1 2 0 5 3 16 | 1 | 1 | _ | _ |
| Operation: | $(A1,A0) \leftarrow (Z1,Z0)$ | Grouping: | Register to | register tr | ansfer |
| | $(A3, A2) \leftarrow 0$ | Description | | | nts of register Z to the |
| | | Note: low-order 2 bits (A1, A0) of register A Note: After this instruction is executed stored to the high-order 2 bits (A3 register A. | | n is executed, "0" is | |
| | sfer data to register B from Accumulator) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 0 0 0 0 0 0 1 1 1 1 0 ₂ 0 0 E ₁₆ | 1 | 1 | _ | - |
| Operation: | (B) ← (A) | Grouping: | Register to | register tr | ansfer |
| - | | | | | is of register A to regis |
| TDA (Tran | sfer data to register D from Accumulator) | | | | |
| Instruction code | D9 D0 0 0 1 0 1 0 0 1 0 2 9 16 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | $(DR2-DR0) \leftarrow (A2-A0)$ | Grouping: | Register to | register ti | ansfer |
| | | Description | | | nts of the low-order 3 er A to register D. |
| | | | | | |



| Instruction | nsfer data to register E from Accumulator and regist | er B) | | | | |
|---|--|---|--|---|---|--|
| mstruction | D9 D0 | Number of | Number of | Flag CY | Skip condition | |
| code | 0 0 0 0 0 1 1 0 1 0 ₂ 0 1 A ₁₆ | words 1 | cycles 1 | _ | | |
| | | I | l | _ | _ | |
| Operation: | (E7–E4) ← (B) | Grouping: | Register to | register tr | ansfer | |
| | $(E3-E0) \leftarrow (A)$ | Description | : Transfers | the conten | ts of register B to the | |
| | | | - | | -E ₀) of register E, and | |
| | | | | _ | er A to the low-order 4 | |
| | | | bits (E3–E | o) of registe | er E. | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | sfer data to register I1 from Accumulator) | | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
| code | 1 0 0 0 0 1 0 1 1 1 1 2 2 1 7 16 | | - | | | |
| | | 1 | 1 | - | _ | |
| Operation: | (I1) ← (A) | Grouping: | Interrupt or | neration | | |
| оролино | (, . (., | Grouping: Interrupt operation Description: Transfers the contents of register A to | | | | |
| | | | rupt contro | | • | |
| | | | • | Ü | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| TK0A (Tran | sfer data to register K0 from Accumulator) | | | | | |
| TK0A (Tran | nsfer data to register K0 from Accumulator) D0 D0 | Number of | Number of | Flag CY | Skip condition | |
| | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition | |
| Instruction | D9 D0 | | | Flag CY | Skip condition | |
| Instruction code | D9 | words 1 | cycles 1 | _ | - | |
| Instruction | D9 D0 | words 1 Grouping: | cycles 1 Input/Outp | ut operatio | - n | |
| Instruction code | D9 | words 1 | cycles 1 Input/Outp Transfers to | ut operatio | n ts of register A to key- | |
| Instruction code | D9 | words 1 Grouping: | cycles 1 Input/Outp | ut operatio | n ts of register A to key- | |
| Instruction code | D9 | words 1 Grouping: | cycles 1 Input/Outp Transfers to | ut operatio | n ts of register A to key- | |
| Instruction code | D9 | words 1 Grouping: | cycles 1 Input/Outp Transfers to | ut operatio | n ts of register A to key- | |
| Instruction code | D9 | words 1 Grouping: | cycles 1 Input/Outp Transfers to | ut operatio | n ts of register A to key- | |
| Instruction code | D9 | words 1 Grouping: | cycles 1 Input/Outp Transfers to | ut operatio | n ts of register A to key- | |
| Instruction code Operation: | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: | cycles 1 Input/Outp Transfers to | ut operatio | n ts of register A to key- | |
| Instruction code Operation: | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description | cycles 1 Input/Outp Transfers to on wakeup | ut operatio the conten o control re | n ts of register A to key- gister K0. | |
| Instruction code Operation: TK1A (Transtruction | | words 1 Grouping: | cycles 1 Input/Outp Transfers to | ut operatio | n ts of register A to key- | |
| Instruction code Operation: | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description | cycles 1 Input/Outp Transfers to on wakeup Number of | ut operatio the conten o control re | n ts of register A to key- gister K0. | |
| Instruction code Operation: TK1A (Transtruction | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words | cycles 1 Input/Outp Transfers to on wakeup Number of cycles | ut operatio the conten o control re | n ts of register A to key- gister K0. | |
| Instruction code Operation: TK1A (Transtruction | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words | cycles 1 Input/Outp Transfers to on wakeup Number of cycles | ut operation the control re | n ts of register A to key- gister K0. Skip condition | |
| Instruction code Operation: TK1A (Transfunction code | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words 1 Grouping: | cycles 1 Input/Outp Transfers to on wakeup Number of cycles 1 Input/Outp Transfers to the cycles 1 Input/Outp | ut operation the control re Flag CY ut operation the content of | n ts of register A to key- gister K0. Skip condition - n ts of register A to key- | |
| Instruction code Operation: TK1A (Transfunction code | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words 1 Grouping: | cycles 1 Input/Outp Transfers to on wakeup Number of cycles 1 Input/Outp | ut operation the control re Flag CY ut operation the content of | standard Skip condition Skip condition n ts of register A to key- | |
| Instruction code Operation: TK1A (Transfunction code | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words 1 Grouping: | cycles 1 Input/Outp Transfers to on wakeup Number of cycles 1 Input/Outp Transfers to the cycles 1 Input/Outp | ut operation the control re Flag CY ut operation the content of | standard Skip condition Skip condition n ts of register A to key- | |
| Instruction code Operation: TK1A (Transfunction code | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words 1 Grouping: | cycles 1 Input/Outp Transfers to on wakeup Number of cycles 1 Input/Outp Transfers to the cycles 1 Input/Outp | ut operation the control re Flag CY ut operation the content of | standard Skip condition Skip condition n ts of register A to key- | |
| Instruction code Operation: TK1A (Transfunction code | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words 1 Grouping: | cycles 1 Input/Outp Transfers to on wakeup Number of cycles 1 Input/Outp Transfers to the cycles 1 Input/Outp | ut operation the control re Flag CY ut operation the content of | standard Skip condition Skip condition n ts of register A to key- | |
| Instruction code Operation: TK1A (Transfunction code | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | words 1 Grouping: Description Number of words 1 Grouping: | cycles 1 Input/Outp Transfers to on wakeup Number of cycles 1 Input/Outp Transfers to the cycles 1 Input/Outp | ut operation the control re Flag CY ut operation the content of | standard Skip condition Skip condition n ts of register A to key- | |

| TK2A (Tra | nsfer data to register K2 from Accumulator) | | | | |
|-------------|--|---|---|--------------|---------------------------------------|
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | 1 0 0 0 0 1 0 1 0 1 2 2 1 5 | words | cycles | 1 lag C1 | OKIP CONDITION |
| | | 1 | 1 | _ | _ |
| Operation: | $(K2) \leftarrow (A)$ | Grouping: | Input/Outp | | |
| | | Description | : Transfers for wakeup | | ts of register A to key gister K2. |
| TMA j (Tra | insfer data to Memory from Accumulator) | | | | |
| Instruction | D9 D0 1 0 1 1 j j j j 2 B j 46 | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 1 | 1 | _ | - |
| Operation: | $(M(DP)) \leftarrow (A)$ | Grouping: | RAM to reg | gister trans | sfer |
| | $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 | Description | e contents of register A ve OR operation is per- ister X and the value d, and stores the resul | | |
| | ansfer data to register MR from Accumulator) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 1 0 0 0 0 1 0 1 1 0 2 2 1 6 | 1 | 1 | _ | _ |
| Operation: | $(MR) \leftarrow (A)$ | Grouping: | Other oper | ation | <u> </u> |
| | | | | he conten | ts of register A to clock |
| TPU0A (Tr | ransfer data to register PU0 from Accumulator) | 1 | | | |
| Instruction | D9 D0 1 0 1 1 0 1 2 2 D 40 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | _ |
| Operation: | (PU0) ← (A) | Grouping: Input/Output operation Description: Transfers the contents of register A to pul up control register PU0. | | | |

| TPU1A (Tr | ansfer | data 1 | to regi | ster | PU1 | from | Acc | umul | lator | ·) | | | | | |
|-------------|--------|-------------|---------|----------|------|--------------|----------------|------|-------|-------|----|-----------------|----------------------------|----------------------------|---|
| Instruction | D9 | | | | | | D ₀ | | | | | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 1 0 | 0 | 0 1 | 0 | 1 | 1 1 | 0 | 2 2 | 2 | E 1 | 6 | 1 | 1 | _ | _ |
| Operation: | (PU1) | —— ← (A) | | | | | | | | | | Grouping: | Input/Outp | ut operatio | n |
| | (/ | . () | | | | | | | | | | | | | ts of register A to pull |
| | | | | | | | | | | | | | up control | register PU | J1. |
| TPU2A (Tr | ansfer | data | to regi | ister | PU2 | from | n Acc | umu | latoi | r) | | | | | |
| Instruction | D9 | | 0 1 | 0 | | 1 1 | D0 | 2 | | F | | Number of words | Number of cycles | Flag CY | Skip condition |
| | | | | | | | | 2 ∟ | | 1 | 6 | 1 | 1 | _ | _ |
| Operation: | (PU2) | ← (A) | | | | | | | | | | Grouping: | Input/Outp | ut operatio | n |
| | | | | | | | | | | | | Description | | the conten | ts of register A to pul |
| TQ1A (Trai | D9 | | | | | | D ₀ | | | | | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 1 0 | 0 | 0 0 | 0 | 0 | 1 0 | 0 | 2 2 | 0 | 4 1 | 6 | 1 | 1 | - | - |
| Operation: | (Q1) ← | - (A) | | | | | | | | | | Grouping: | A-D conve | rsion opera | ation |
| | | | | | | | | | | | | Description | : Transfers to control reg | | ts of register A to A-I |
| TR1AB (Tr | ansfer | data ' | to regi | ster | R1 f | rom A | Accui | nula | tor a | and r | eg | ister B) | | | |
| Instruction | D9 | 0 | 0 1 | 1 | 1 . | 1 1 | D0 | 2 | 3 | F | | Number of words | Number of cycles | Flag CY | Skip condition |
| | 1 0 | | 0 1 | <u> </u> | ' | <u>' '</u> | | 2 |] 3 | 1 | 6 | 1 | 1 | _ | - |
| Operation: | (R17–F | ₹14) ← | · (B) | | | | | | | | | Grouping: | Timer oper | ation | |
| | (R13–F | ₹10) ← | (A) | | | | | | | | | | high-order ter R1, and | 4 bits (R17 d the conte | ts of register B to the r–R14) of reload regis nts of register A to the –R10) of reload regis |



| ta to register V1 from Accumulator) D0 | Number of words | rupt contro | he content | Skip condition – ss of register A to inter- /1. |
|--|---|---|-------------------------|---|
| (A) (A) (B) (A) (A) (A) (A) (A) (A) (A) (A) (A) (A | words 1 Grouping: Description Number of | cycles 1 Interrupt of: Transfers trupt contro | peration | – s of register A to inter- |
| ta to register V2 from Accumulator) | Grouping: Description | Interrupt of Transfers trupt contro | peration the content | - |
| ta to register V2 from Accumulator) | Description Number of | : Transfers t rupt contro | he content | - |
| D0 | Number of words | rupt contro | | - |
| D0 | words | | | |
| | words | | | |
| 16 | | Number of cycles | Flag CY | Skip condition |
| | 1 | 1 | _ | _ |
| (A) | Grouping: | Interrupt o | peration | |
| | Description | : Transfers t | | ts of register A to inter /2. |
| ata to register W1 from Accumulator) | | | | |
| D ₀ | Number of | Number of | Flag CY | Skip condition |
| 0 0 0 0 1 1 1 0 ₂ 2 0 E ₁₆ | words 1 | cycles 1 | _ | |
| (A) | Grouping: | Timer oper | | |
| | Description | : Transfers t control reg | | ts of register A to time |
| ata to register W2 from Accumulator) | | | | |
| D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| 16 | 1 | 1 | - | _ |
| | Grouping: Description | : Transfers t | he content | s of register A to time |
| - | D0 | Do Number of words (A) Do F Grouping: | D0 | Do Number of words Number of cycles Flag CY 1 1 1 1 1 - |

| TW6A (Tro | nsfer data to register W6 from Accumulator) | | | | |
|------------------|--|-----------------|-------------------------|--------------|--|
| Instruction | D9 D0 | Number of | Number of | Flag CY | Skip condition |
| code | 1 0 0 0 0 1 0 0 1 1 2 2 1 3 | words 1 | cycles 1 | _ | |
| Operation: | (W6) ← (A) | Grouping: | Timer oper | ration | |
| oporano | | Description | | | ts of register A to timer |
| | | | control reg | ister W6. | |
| TYA (Trans | efer data to register Y from Accumulator) | 1 | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 16 | 1 | 1 | _ | - |
| Operation: | (Y) ← (A) | Grouping: | Register to | register ti | ansfer |
| | | Description | : Transfers t ter Y. | he content | s of register A to regis- |
| | atchdog timer ReSeT) | | | I | |
| Instruction code | D9 D0 1 0 1 0 0 0 0 0 2 A 0 | Number of words | Number of cycles | Flag CY | Skip condition |
| | 1 0 1 0 1 0 0 0 0 0 0 ₂ 2 A 0 ₁₆ | 1 | 1 | - | (WDF1) = 1 |
| Operation: | (WDF1) = 1 ? | Grouping: | Other oper | | |
| | After skipping, (WDF1) \leftarrow 0 | Description | | | uction when watchdog ." After skipping, clears |
| | | | _ | | . When the WDF1 flag |
| | | | | | next instruction. Also, |
| | | | | _ | imer function when ex- nstruction immediately |
| | | | after the D | | - |
| XAM j (eXc | change Accumulator and Memory data) | | | | |
| Instruction | D9 D0 | Number of words | Number of cycles | Flag CY | Skip condition |
| code | 1 0 1 1 0 1 j j j j ₂ 2 D j ₁₆ | 1 | 1 | _ | - |
| Operation: | $(A) \leftarrow \rightarrow (M(DP))$ | Grouping: | RAM to reg | gister trans | fer |
| | $(X) \leftarrow (X)EXOR(j)$ | Description | | | e contents of M(DP) |
| | j = 0 to 15 | | | | egister A, an exclusive ormed between regis- |
| | | | ter X and t | he value j | in the immediate field, in register X. |
| | | | | | |



4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| XAMD j (e) | Kchange Accumulate | or and Memor | y dat | a ar | nd Dec | rer | nent registe | er Y and sk | ip) | |
|------------------|--|---------------|------------|------|--------------|-----|--------------------------|---|--|---|
| Instruction code | D9 | 1 i i i | Do i | 2 | F i | | Number of words | Number of cycles | Flag CY | Skip condition |
| | | . , , , | <u>,</u> 2 | | . , | 16 | 1 | 1 | _ | (Y) = 15 |
| Operation: | $ \begin{aligned} &(A) \longleftarrow (M(DP)) \\ &(X) \leftarrow (X)EXOR(j) \\ &j = 0 \text{ to } 15 \\ &(Y) \leftarrow (Y) - 1 \end{aligned} $ | | | | | | Grouping: Description | with the co OR operat ter X and t and stores Subtracts As a resul tents of reg is skipped. | nanging the ntents of recording to the value jethe result from the tof subtragister Y is when the | e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X. contents of register Y. action, when the con- 15, the next instruction contents of register Y struction is executed. |
| XAMI j (eX | change Accumulato | r and Memory | data | and | d Incre | me | nt register | Y and skip |) | |
| Instruction code | D9 |) i i i | D0 ; [| 2 | E i | | Number of words | Number of cycles | Flag CY | Skip condition |
| | | 2 1 1 1 | <u> </u> | | <u>-)</u> | 16 | 1 | 1 | _ | (Y) = 0 |
| Operation: | $ \begin{aligned} &(A) \longleftrightarrow (M(DP)) \\ &(X) \longleftrightarrow (X)EXOR(j) \\ &j = 0 \text{ to } 15 \\ &(Y) \longleftrightarrow (Y) + 1 \end{aligned} $ | | | | | | Grouping: Description | with the co OR operat ter X and t and stores Adds 1 to t sult of ac register Y skipped. w | nanging the patents of relation is perfine value juthe result the content dition, within the content t | offer the contents of M(DP) register A, an exclusive formed between regis- in the immediate field, in register X. Its of register Y. As a re- hen the contents of the next instruction is contents of register Y is |

MACHINE INSTRUCTIONS (INDEX BY TYPES)

| Parameter | | Instruction code | | | | | | | | | | | | | er of ds er of | | |
|-------------------------------|----------|------------------|----|----|----|----|------------|----|------------|----|----------------|---|-------------|--------------|----------------------|------------------|--|
| Type of instructions | Mnemonic | D9 | D8 | D7 | D6 | D5 | D4 | Dз | D2 | D1 | D ₀ | | ade otat | cimal ion | Number of words | Number of cycles | Function |
| | TAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | E | 1 | 1 | (A) ← (B) |
| | ТВА | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | E | 1 | 1 | (B) ← (A) |
| | TAY | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | F | 1 | 1 | $(A) \leftarrow (Y)$ |
| | TYA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | С | 1 | 1 | (Y) ← (A) |
| Register to register transfer | TEAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | Α | 1 | 1 | (E7–E4) ← (B) (E3–E0) ← (A) |
| egister | TABE | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 2 | Α | 1 | 1 | (B) ← (E7–E4) (A) ← (E3–E0) |
| er to r | TDA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 2 | 9 | 1 | 1 | (DR2−DR0) ← (A2−A0) |
| Registe | TAD | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 5 | 1 | 1 | 1 | $ \begin{array}{l} (A2\text{-}A0) \leftarrow (DR2\text{-}DR0) \\ (A3) \leftarrow 0 \end{array} $ |
| | TAZ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 5 | 3 | 1 | 1 | $(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$ |
| | TAX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 5 | 2 | 1 | 1 | $(A) \leftarrow (X)$ |
| | TASP | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 5 | 0 | 1 | 1 | $ \begin{array}{l} (A2\text{-}A0) \leftarrow (SP2\text{-}SP0) \\ (A3) \leftarrow 0 \end{array} $ |
| | LXY x, y | 1 | 1 | х3 | X2 | X1 | X 0 | уз | y 2 | y1 | y 0 | 3 | Х | у | 1 | 1 | $(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$ |
| RAM addresses | LZ z | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Z1 | Z 0 | 0 | 4 | 8 +z | 1 | 1 | $(Z) \leftarrow z z = 0 \text{ to } 3$ |
| VM ado | INY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 3 | 1 | 1 | (Y) ← (Y) + 1 |
| A A | DEY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 7 | 1 | 1 | $(Y) \leftarrow (Y) - 1$ |
| | ТАМ ј | 1 | 0 | 1 | 1 | 0 | 0 | j | j | j | j | 2 | С | j | 1 | 1 | $ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $ |
| transfer | XAM j | 1 | 0 | 1 | 1 | 0 | 1 | j | j | j | j | 2 | D | j | 1 | 1 | $ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $ |
| RAM to register transfer | XAMD j | 1 | 0 | 1 | 1 | 1 | 1 | j | j | j | j | 2 | F | j | 1 | 1 | $ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $ |
| RAN | XAMI j | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 | Е | j | 1 | 1 | $ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $ |
| | ТМА ј | 1 | 0 | 1 | 0 | 1 | 1 | j | j | j | j | 2 | В | j | 1 | 1 | $(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 |



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| Skip condition | Carry flag CY | Datailed description |
|---------------------------|---------------|--|
| - | - | Transfers the contents of register B to register A. |
| - | - | Transfers the contents of register A to register B. |
| - | - | Transfers the contents of register Y to register A. |
| - | - | Transfers the contents of register A to register Y. |
| - | - | Transfers the contents of register B to the high-order 4 bits (E3–E0) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E. |
| - | - | Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A. |
| - | - | Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D. |
| _ | - | Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A. |
| - | _ | Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A. |
| - | - | Transfers the contents of register X to register A. |
| _ | - | Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A. |
| Continuous description | - | Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped. |
| _ | _ | Loads the value z in the immediate field to register Z. |
| (Y) = 0 | _ | Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed. |
| (Y) = 15 | - | Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed. |
| - | _ | After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. |
| - | _ | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. |
| (Y) = 15 | _ | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed. |
| (Y) = 0 | _ | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed. |
| _ | _ | After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. |



| Parameter | | | | | | In | stru | ction | | | | | | | Jo | ir of | | |
|----------------------|----------|----|----|----|----|----|------|--------|--------|--------|----------------|---|-------------|---------|-----------------|------------------|--|--|
| Type of instructions | Mnemonic | D9 | D8 | D7 | D6 | D5 | D4 | Dз | D2 | D1 | D ₀ | | ade otat | cimal | Number of words | Number of cycles | Function | |
| | LA n | 0 | 0 | 0 | 1 | 1 | 1 | n | n | n | n | 0 | 7 | n | 1 | | (A) ← n n = 0 to 15 | |
| | TABP p | 0 | 0 | 1 | 0 | 0 | p4 | рз | p2 | p1 | p0 | 0 | 8 +I | | 1 | | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ | |
| | АМ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Α | 1 | 1 | $(A) \leftarrow (A) + (M(DP))$ | |
| ration | AMC | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | В | 1 | | $(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$ | |
| Arithmetic operation | A n | 0 | 0 | 0 | 1 | 1 | 0 | n | n | n | n | 0 | 6 | n | 1 | | (A) ← (A) + n n = 0 to 15 | |
| Arit | AND | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 8 | 1 | 1 | $(A) \leftarrow (A) \text{ AND } (M(DP))$ | |
| | OR | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 9 | 1 | 1 | $(A) \leftarrow (A) \ OR \ (M(DP))$ | |
| | sc | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 7 | 1 | 1 | (CY) ← 1 | |
| | RC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 6 | 1 | 1 | (CY) ← 0 | |
| | szc | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 2 | F | 1 | 1 | (CY) = 0 ? | |
| | СМА | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | С | 1 | 1 | $(A) \leftarrow (\overline{A})$ | |
| | RAR | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | D | 1 | 1 | CY A3A2A1A0 | |
| | SB j | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | j | j | 0 | 5 | C +j | 1 | | (Mj(DP)) ← 1 j = 0 to 3 | |
| Bit operation | RB j | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | j | j | 0 | 4 | C +j | 1 | 1 | (Mj(DP)) ← 0 j = 0 to 3 | |
| Bit op | SZB j | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | j | j | 0 | 2 | j | 1 | 1 | (Mj(DP)) = 0 ? j = 0 to 3 | |
| | SEAM | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 2 | 6 | 1 | 1 | (A) = (M(DP)) ? | |
| Comparison operation | SEA n | 0 | 0 | 0 | 0 | 1 | 0 | 0 n | 1 n | 0 n | 1 n | | 7 | | 2 | 2 | (A) = n ? n = 0 to 15 | |

Note: p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4.



4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| Skip condition | Carry flag CY | Datailed description |
|------------------------------|---------------|---|
| Continuous description | _ | Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. |
| - | _ | Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. |
| - | _ | Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged. |
| - | 0/1 | Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY. |
| Overflow = 0 | _ | Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation. |
| - | - | Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| _ | - | Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| _ | 1 | Sets (1) to carry flag CY. |
| _ | 0 | Clears (0) to carry flag CY. |
| (CY) = 0 | - | Skips the next instruction when the contents of carry flag CY is "0." |
| _ | _ | Stores the one's complement for register A's contents in register A. |
| - | 0/1 | Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right. |
| _ | - | Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP). |
| - | _ | Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP). |
| (Mj(DP)) = 0 j = 0 to 3 | _ | Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1." |
| (A) = (M(DP)) | - | Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP). |
| (A) = n | _ | Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. |
| | | |



| Parameter | | | | | | In | stru | ction | cod | e | | | | er of | er of | |
|----------------------|----------|----|----|----|------------|------------|------------|------------|------------|------------|----------------|----------------|--------|-----------------|------------------|--|
| Type of instructions | Mnemonic | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D ₀ | Hexade nota | | Number of words | Number of cycles | Function |
| | Ва | 0 | 1 | 1 | a 6 | a 5 | a4 | аз | a 2 | a 1 | ao | 1 8 +a | | 1 | 1 | (PCL) ← a6-a0 |
| ation | BL p, a | 0 | 0 | 1 | 1 | 1 | p 4 | рз | p2 | р1 | po | 0 E +I | p p | 2 | 2 | (PCH) ← p (Note) (PCL) ← a6–a0 |
| Branch operation | | 1 | 0 | 0 | a 6 | a5 | a 4 | аз | a2 | a1 | ao | 2 a | а | | | |
| Bran | BLA p | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | 0 | 2 | 2 | (PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0) |
| | | 1 | 0 | 0 | p4 | 0 | 0 | рз | p2 | р1 | po | 2 p | р | | | |
| | ВМ а | 0 | 1 | 0 | a 6 | a 5 | a4 | аз | a 2 | a1 | a 0 | 1 a | а | 1 | 1 | $ \begin{aligned} & (SP) \leftarrow (SP) + 1 \\ & (SK(SP)) \leftarrow (PC) \\ & (PCH) \leftarrow 2 \\ & (PCL) \leftarrow a6-a0 \end{aligned} $ |
| Subroutine operation | BML p, a | 0 | 0 | 1 | 1 | 0 | р4 | рз | p2 | p1 | po | 0 C +I | p p | 2 | 2 | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ |
| outine | | 1 | 0 | 0 | a 6 | a 5 | a 4 | a 3 | a2 | a1 | ao | 2 a | а | | | (PCL) ← a6–a0 |
| Subr | BMLA p | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | | 0 | 2 | 2 | $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ |
| | | 1 | 0 | 0 | p4 | 0 | 0 | рз | p2 | p1 | po | 2 p | р | | | (PCH) ← p (Note) (PCL) ← (DR2–DR0,A3–A0) |
| | RTI | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 4 | 6 | 1 | 1 | $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ |
| Return operation | RT | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 4 | 4 | 1 | 2 | (PC) ← (SK(SP)) (SP) ← (SP) – 1 |
| Retur | RTS | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 4 | 5 | 1 | 2 | (PC) ← (SK(SP)) (SP) ← (SP) – 1 |

Note : p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4.

4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| Skip condition | Carry flag CY | Datailed description |
|---------------------|---------------|--|
| _ | _ | Branch within a page : Branches to address a in the identical page. |
| - | _ | Branch out of a page : Branches to address a in page p. |
| - | _ | Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p. |
| _ | _ | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. |
| _ | _ | Call the subroutine : Calls the subroutine at address a in page p. |
| _ | | Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p. |
| _ | | Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt. |
| _ | | Returns from subroutine to the routine called the subroutine. |
| Skip at uncondition | _ | Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. |



| Parameter | | | | | | In | stru | ction | cod | e | | | | | r of s | r of s | |
|----------------------|----------|----|----|----|----|----|------|-------|-----|----|----------------|---|-------------|--------------|-----------------|---------------|--|
| Type of instructions | Mnemonic | D9 | D8 | D7 | D6 | D5 | D4 | Dз | D2 | D1 | D ₀ | | ade otat | cimal ion | Number words | Number cycles | Function |
| | DI | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 | 1 | 1 | (INTE) ← 0 |
| | EI | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 5 | 1 | 1 | (INTE) ← 1 |
| | SNZ0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 3 | 8 | 1 | 1 | V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP |
| ration | SNZI0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 3 | Α | 1 | 1 | l12 = 0 : (INT) = "L" ? |
| Interrupt operation | | | | | | | | | | | | | | | | | I12 = 1 : (INT) = "H" ? |
| nterru | TAV1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 5 | 4 | 1 | 1 | (A) ← (V1) |
| _ | TV1A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3 | F | 1 | 1 | (V1) ← (A) |
| | TAV2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 5 | 5 | 1 | 1 | (A) ← (V2) |
| | TV2A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 3 | Е | 1 | 1 | (V2) ← (A) |
| | TAI1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 5 | 3 | 1 | 1 | $(A) \leftarrow (I1)$ |
| | TI1A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 2 | 1 | 7 | 1 | 1 | (I1) ← (A) |
| | TAW1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 2 | 4 | В | 1 | 1 | (A) ← (W1) |
| | TW1A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 2 | 0 | Е | 1 | 1 | (W1) ← (A) |
| | TAW2 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 2 | 4 | С | 1 | 1 | (A) ← (W2) |
| | TW2A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 0 | F | 1 | 1 | (W2) ← (A) |
| | TAW6 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 2 | 5 | 0 | 1 | 1 | (A) ← (W6) |
| | TW6A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 | 3 | 1 | 1 | (W6) ← (A) |
| | TAB1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 2 | 7 | 0 | 1 | 1 | (B) ← (T17–T14) (A) ← (T13–T10) |
| Timer operation | T1AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 2 | 3 | 0 | 1 | 1 | $(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$ |
| Timer | TAB2 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 2 | 7 | 1 | 1 | 1 | (B) ← (T27–T24) (A) ← (T23–T20) |
| | T2AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 2 | 3 | 1 | 1 | 1 | $(T27-T24) \leftarrow (B)$ $(R27-R24) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$ $(R23-R20) \leftarrow (A)$ |
| | TR1AB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 | F | 1 | 1 | (R17–R14) ← (B) (R13–R10) ← (A) |
| | SNZT1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 8 | 0 | 1 | 1 | V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP |
| | SNZT2 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 | 8 | 1 | 1 | 1 | V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP |



4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| | S | |
|---------------------------------|--------------|---|
| Skip condition | Carry flag (| Datailed description |
| - | - | Clears (0) to interrupt enable flag INTE, and disables the interrupt. |
| _ | _ | Sets (1) to interrupt enable flag INTE, and enables the interrupt. |
| V10 = 0: (EXF0) = 1 | _ | When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1) |
| (INT) = "L" However, I12 = 0 | _ | When I12 = 0 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H." |
| (INT) = "H" However, I12 = 1 | | When I12 = 1: Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1) |
| - | - | Transfers the contents of interrupt control register V1 to register A. |
| - | - | Transfers the contents of register A to interrupt control register V1. |
| - | - | Transfers the contents of interrupt control register V2 to register A. |
| - | - | Transfers the contents of register A to interrupt control register V2. |
| - | - | Transfers the contents of interrupt control register I1 to register A. |
| - | - | Transfers the contents of register A to interrupt control register I1. |
| _ | - | Transfers the contents of timer control register W1 to register A. |
| - | - | Transfers the contents of register A to timer control register W1. |
| - | - | Transfers the contents of timer control register W2 to register A. |
| - | _ | Transfers the contents of register A to timer control register W2. |
| _ | _ | Transfers the contents of timer control register W6 to register A. |
| _ | _ | Transfers the contents of register A to timer control register W6. |
| - | - | Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A. |
| - | _ | Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1. |
| - | _ | Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A. |
| _ | _ | Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2. |
| _ | _ | Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1. |
| V12 = 0: (T1F) = 1 | _ | When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1) |
| V13 = 0: (T2F) =1 | _ | When V13 = 0 : Skips the next instruction when timer 1 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1) |



| Mnemonic Type of instructions Mnemonic D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D8 D8 D7 D6 D8 D8 D7 D6 D8 D8 D7 D6 D8 D8 D8 D7 D6 D8 | |
|---|----------|
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | Function |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| | |
| $(A_3, A_2) \leftarrow 0$ | |
| | 220) |
| | A0) |
| CLD 0 0 0 0 0 0 0 1 0 1 1 1 1 (D) ← 1 | |
| RD $0 0 0 0 0 1 0 1 0 0 0 1 4 1 1 (D(Y)) \leftarrow 0$ (Y) = 0 to 3 | |
| SD $0 0 0 0 0 1 0 1 0 1 0 1 5 1 1 (D(Y)) \leftarrow 1 (Y) = 0 to 3$ | |
| SZD 0 0 0 0 1 0 0 1 0 0 0 2 4 2 2 (D(Y)) = 0? | |
| 0 0 0 0 1 0 1 0 1 1 0 2 B (Y) = 0 to 3 | |
| 6 SCP 1 0 1 0 0 0 1 1 0 1 1 1 (C) ← 1 | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| SNZCP 1 0 1 0 0 0 1 0 0 1 2 8 9 1 1 (C) = 1? | |
| | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| OKA $\begin{vmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 2 & 1 & F & 1 & 1 & & 1 & & (K) \leftarrow (A_0) & & & & & & & & & & & & & & & & & & $ | |
| | |
| TAKO 1 0 0 1 0 1 0 1 1 0 2 5 6 1 1 $(A) \leftarrow (KO)$ | |
| | |
| TAK1 1 0 0 1 0 1 1 0 0 1 2 5 9 1 1 $(A) \leftarrow (K1)$ | |
| | |
| TAK2 1 0 0 1 0 1 1 0 1 0 2 5 A 1 1 $(A) \leftarrow (K2)$ | |
| TPU0A 1 0 0 1 0 1 0 1 0 1 1 1 (PU0) ← (A) | |
| TPU1A 1 0 0 0 1 0 1 1 1 0 2 2 E 1 1 (PU1) ← (A) | |
| TPU2A 1 0 0 1 0 1 <td></td> | |
| | |
| | |

4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| Skip condition | Carry flag CY | Datailed description |
|------------------------------|---------------|--|
| - | _ | Transfers the input of port P0 to register A. |
| _ | - | Outputs the contents of register A to port P0. |
| - | _ | Transfers the input of port P1 to register A. |
| - | _ | Outputs the contents of register A to port P1. |
| - | _ | Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A. |
| _ | _ | Outputs the contents of the low-order 2 bits (A ₁ , A ₀) of register A to port P2. |
| _ | _ | Sets (1) to port D. |
| - | _ | Clears (0) to a bit of port D specified by register Y. |
| - | _ | Sets (1) to a bit of port D specified by register Y. |
| (D(Y)) = 0 ? (Y) = 0 to 3 | _ | Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1." |
| - | _ | Sets (1) to port C. |
| _ | _ | Clears (0) to port C. |
| (C) = 1 | _ | Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0." |
| _ | _ | Transfers the contents of port K to the bit 0 (Ao) of register A. |
| _ | _ | Outputs the contents of bit 0 (Ao) of register A to port K. |
| _ | _ | Transfers the contents of register A to key-on wakeup control register K0. |
| _ | _ | Transfers the contents of key-on wakeup control register K0 to register A. |
| _ | _ | Transfers the contents of register A to key-on wakeup control register K1. |
| _ | _ | Transfers the contents of key-on wakeup control register K1 to register A. |
| _ | _ | Transfers the contents of register A to key-on wakeup control register K2. |
| _ | _ | Transfers the contents of key-on wakeup control register K2 to register A. |
| _ | _ | Transfers the contents of register A to pull-up control register PU0. |
| _ | _ | Transfers the contents of register A to pull-up control register PU1. |
| - | _ | Transfers the contents of register A to pull-up control register PU2. |
| | | |
| | | |



| Parameter | | | | | | In | stru | ction | cod | le | | | | | r of | J. | |
|--------------------------|----------|----|----|----|----|----|------|-------|-----|----|----------------|---|--------------|-------------|----------|------------------|--|
| Type of instructions | Mnemonic | D9 | D8 | D7 | D6 | D5 | D4 | Dз | D2 | D1 | D ₀ | | ade otati | cimal on | Number o | Number of cycles | Function |
| | TABAD | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | | 7 | | 1 | 1 | In A-D conversion mode (Q13 = 0), (B) \leftarrow (AD9–AD6) (A) \leftarrow (AD5–AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7–AD4) (A) \leftarrow (AD3–AD0) |
| ion | TALA | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 2 | 4 | 9 | 1 | 1 | (A3, A2) ← (AD1, AD0) (A1, A0) ← 0 |
| A-D conversion operation | TADAB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 2 | 3 | 9 | 1 | 1 | (AD7–AD4) ← (B) (AD3–AD0) ← (A) |
| conve | TAQ1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 2 | 4 | 4 | 1 | 1 | (A) ← (Q1) |
| A-D | TQ1A | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2 | 0 | 4 | 1 | 1 | (Q1) ← (A) |
| | ADST | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 2 | 9 | F | 1 | | (ADF) ← 0 Q13 = 0: A-D conversion starting Q13 = 1: Comparator operation starting |
| | SNZAD | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 2 | 8 | 7 | 1 | 1 | V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP |
| | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | (PC) ← (PC) + 1 |
| | POF2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 | 1 | 1 | RAM back-up |
| | EPOF | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 5 | В | 1 | 1 | POF2 instruction valid |
| | SNZP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 3 | 1 | 1 | (P) = 1 ? |
| tion | DWDT | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 2 | 9 | С | 1 | 1 | Stop of watchdog timer function enabled |
| Other operation | WRST | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 | Α | 0 | 1 | 1 | (WDF1) = 1 ?, after skipping, (WDF1) ← 0 |
| 0 | смск | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 2 | 9 | Α | 1 | 1 | Ceramic resonator selected |
| | CRCK | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 2 | 9 | В | 1 | 1 | RC oscillation selected |
| | TAMR | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 2 | 5 | 2 | 1 | 1 | $(A) \leftarrow (MR)$ |
| | TMRA | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 2 | 1 | 6 | 1 | 1 | $(MR) \leftarrow (A)$ |
| | | | | | | | | | | | | | | | | | |

4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

| Skip condition | Carry flag CY | Datailed description |
|--------------------|---------------|--|
| - | _ | In the A-D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A-D control register Q1) |
| - | _ | Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A. |
| - | _ | In the A-D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A-D control register Q1) |
| - | _ | Transfers the contents of A-D control register Q1 to register A. |
| - | _ | Transfers the contents of register A to A-D control register Q1. |
| - | - | Clears (0) to A-D conversion completion flag ADF, and the A-D conversion at the A-D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A-D control register Q1) |
| V22 = 0: (ADF) = 1 | _ | When V22 = 0 : Skips the next instruction when A-D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2) |
| _ | - | No operation; Adds 1 to program counter value, and others remain unchanged. |
| - | _ | Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped. |
| _ | _ | Makes the immediate after POF2 instruction valid by executing the EPOF instruction. |
| (P) = 1 | _ | Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0." |
| _ | _ | Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction. |
| (WDF1) = 1 | - | Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction. |
| _ | _ | Selects the ceramic oscillation circuit and stops the ring oscillator. |
| - | _ | Selects the RC oscillation circuit and stops the ring oscillator. |
| - | _ | Transfers the contents of clock control register MR to register A. |
| - | _ | Transfers the contents of register A to clock control register MR. |
| | | |
| | | |
| | | |
| | | |
| | | |
| L | | ı |



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

INSTRUCTION CODE TABLE

| 11701 | 1100 | 11011 | COL | <u>/L /</u> | ADLE | | | | | | | | | | | | | | |
|-------|------------------|--------|--------|--------------|--------|---------|---------|---------|----------|------------|-------------|--------|--------|--------|--------|--------|--------|-------|------------------|
| | D9-D4 | 000000 | 000001 | 000010 | 000011 | 000100 | 000101 | 000110 | 000111 | 001000 | 001001 | 001010 | 001011 | 001100 | 001101 | 001110 | 001111 | | 011000 011111 |
| D3-D0 | Hex. notation | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10–17 | 18–1F |
| 0000 | 0 | NOP | BLA | SZB 0 | BMLA | _ | TASP | A 0 | LA 0 | TABP 0 | TABP 16* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 0001 | 1 | _ | CLD | SZB 1 | _ | _ | TAD | A 1 | LA 1 | TABP 1 | TABP 17* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 0010 | 2 | _ | _ | SZB 2 | _ | _ | TAX | A 2 | LA 2 | TABP 2 | TABP 18* | _ | _ | BML | BML* | BL | BL* | ВМ | В |
| 0011 | 3 | SNZP | INY | SZB 3 | _ | _ | TAZ | A 3 | LA 3 | TABP 3 | TABP 19* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 0100 | 4 | DI | RD | SZD | _ | RT | TAV1 | A 4 | LA 4 | TABP 4 | TABP 20* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 0101 | 5 | ΕI | SD | SEAn | _ | RTS | TAV2 | A 5 | LA 5 | TABP 5 | TABP 21* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 0110 | 6 | RC | - | SEAM | _ | RTI | _ | A 6 | LA 6 | TABP 6 | TABP 22* | - | _ | BML | BML* | BL | BL* | вм | В |
| 0111 | 7 | sc | DEY | _ | _ | _ | _ | A 7 | LA 7 | TABP 7 | TABP 23* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 1000 | 8 | POF2 | AND | _ | SNZ0 | LZ 0 | _ | A 8 | LA 8 | TABP 8 | TABP 24* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 1001 | 9 | _ | OR | TDA | _ | LZ 1 | _ | A 9 | LA 9 | TABP 9 | TABP 25* | _ | _ | BML | BML* | BL | BL* | ВМ | В |
| 1010 | Α | AM | TEAB | TABE | SNZI0 | LZ 2 | _ | A 10 | LA 10 | TABP 10 | TABP 26* | _ | _ | BML | BML* | BL | BL* | ВМ | В |
| 1011 | В | AMC | _ | _ | _ | LZ 3 | EPOF | A 11 | LA 11 | TABP 11 | TABP 27* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 1100 | С | TYA | СМА | - | _ | RB 0 | SB 0 | A 12 | LA 12 | TABP 12 | TABP 28* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 1101 | D | _ | RAR | _ | _ | RB 1 | SB 1 | A 13 | LA 13 | TABP 13 | TABP 29* | - | _ | BML | BML* | BL | BL* | ВМ | В |
| 1110 | E | ТВА | TAB | _ | TV2A | RB 2 | SB 2 | A 14 | LA 14 | TABP 14 | TABP 30* | _ | _ | BML | BML* | BL | BL* | ВМ | В |
| 1111 | F | _ | TAY | szc | TV1A | RB 3 | SB 3 | A 15 | LA 15 | TABP 15 | TABP 31* | _ | _ | BML | BML* | BL | BL* | вм | В |

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

| | The | secon | d word |
|------|-----|-------|--------|
| BL | 10 | 0aaa | aaaa |
| BML | 10 | 0aaa | aaaa |
| BLA | 10 | 0p00 | pppp |
| BMLA | 10 | 0p00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

• * cannot be used in the M34506M2-XXXFP.



INSTRUCTION CODE TABLE (continued)

| | | | 001 | , | | (551) | unu | <i>,</i> | | | | | | | | | | |
|-------|------------------|--------|--------|--------|--------|--------|--------|----------|--------|--------|--------|--------|-----------|-----------|-----------|------------|------------|------------------|
| | 09–D4 | 100000 | 100001 | 100010 | 100011 | 100100 | 100101 | 100110 | 100111 | 101000 | 101001 | 101010 | 101011 | 101100 | 101101 | 101110 | 101111 | 110000 111111 |
| D3-D0 | Hex. notation | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30–3F |
| 0000 | 0 | _ | _ | OP0A | T1AB | _ | TAW6 | IAP0 | TAB1 | SNZT1 | _ | WRST | TMA 0 | TAM 0 | XAM 0 | XAMI 0 | XAMD 0 | LXY |
| 0001 | 1 | _ | _ | OP1A | T2AB | _ | _ | IAP1 | TAB2 | SNZT2 | _ | _ | TMA 1 | TAM 1 | XAM 1 | XAMI 1 | XAMD 1 | LXY |
| 0010 | 2 | _ | _ | OP2A | ı | _ | TAMR | IAP2 | - | _ | _ | _ | TMA 2 | TAM 2 | XAM 2 | XAMI 2 | XAMD 2 | LXY |
| 0011 | 3 | _ | TW6A | - | ı | ı | TAI1 | - | - | _ | _ | ı | TMA 3 | TAM 3 | XAM 3 | XAMI 3 | XAMD 3 | LXY |
| 0100 | 4 | TQ1A | TK1A | _ | ı | TAQ1 | ı | - | _ | _ | _ | - | TMA 4 | TAM 4 | XAM 4 | XAMI 4 | XAMD 4 | LXY |
| 0101 | 5 | _ | TK2A | - | ı | ı | ı | - | - | _ | _ | ı | TMA 5 | TAM 5 | XAM 5 | XAMI 5 | XAMD 5 | LXY |
| 0110 | 6 | _ | TMRA | _ | ı | - | TAK0 | - | _ | _ | _ | - | TMA 6 | TAM 6 | XAM 6 | XAMI 6 | XAMD 6 | LXY |
| 0111 | 7 | _ | TI1A | _ | I | ı | ı | - | _ | SNZAD | _ | - | TMA 7 | TAM 7 | XAM 7 | XAMI 7 | XAMD 7 | LXY |
| 1000 | 8 | - | - | - | I | I | ı | - | ı | _ | - | | TMA 8 | TAM 8 | XAM 8 | XAMI 8 | XAMD 8 | LXY |
| 1001 | 9 | _ | _ | _ | TADAB | TALA | TAK1 | - | TABAD | SNZCP | _ | _ | TMA 9 | TAM 9 | XAM 9 | XAMI 9 | XAMD 9 | LXY |
| 1010 | Α | - | ĺ | - | I | ĺ | TAK2 | - | İ | _ | СМСК | | TMA 10 | TAM 10 | XAM 10 | XAMI 10 | XAMD 10 | LXY |
| 1011 | В | _ | TK0A | _ | I | TAW1 | ı | - | - | _ | CRCK | - | TMA 11 | TAM 11 | XAM 11 | XAMI 11 | XAMD 11 | LXY |
| 1100 | С | _ | _ | _ | ı | TAW2 | ı | - | _ | RCP | DWDT | _ | TMA 12 | TAM 12 | XAM 12 | XAMI 12 | XAMD 12 | LXY |
| 1101 | D | _ | _ | TPU0A | ı | ı | ı | _ | - | SCP | _ | _ | TMA 13 | TAM 13 | XAM 13 | XAMI 13 | XAMD 13 | LXY |
| 1110 | E | TW1A | _ | TPU1A | - | - | ı | _ | _ | _ | _ | _ | TMA 14 | TAM 14 | XAM 14 | XAMI 14 | XAMD 14 | LXY |
| 1111 | F | TW2A | OKA | TPU2A | TR1AB | _ | _ | IAK | _ | _ | ADST | _ | TMA 15 | TAM 15 | XAM 15 | XAMI 15 | XAMD 15 | LXY |

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

| | The | secon | d word |
|------|-----|-------|--------|
| BL | 10 | 0aaa | aaaa |
| BML | 10 | 0aaa | aaaa |
| BLA | 10 | 0p00 | pppp |
| BMLA | 10 | 0p00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RAINGS


| Symbol | Parameter | Conditions | Ratings | Unit |
|--------|--|-------------------------------------|-----------------|------|
| VDD | Supply voltage | | -0.3 to 6.5 | V |
| Vı | Input voltage P0, P1, P2, D0, D1, D2/C, D3/K, | | -0.3 to VDD+0.3 | V |
| | RESET, XIN | | | |
| Vı | Input voltage AIN0-AIN1 | | -0.3 to VDD+0.3 | V |
| Vo | Output voltage P0, P1, P2, D0, D1, D2/C, D3/K, | | -0.3 to VDD+0.3 | V |
| | RESET | Output transistors in cut-off state | | |
| Vo | Output voltage Xout | | -0.3 to VDD+0.3 | V |
| Pd | Power dissipation | Ta = 25 °C | 300 | mW |
| Topr | Operating temperature range | | -20 to 85 | °C |
| Tstg | Storage temperature range | | -40 to 125 | °C |

RECOMMENDED OPERATING CONDITIONS 1 (Ta = -20 °C to 85 °C, VDD = 2.0 V to 5.5 V, unless otherwise noted)

| Symbol | Parameter | Conditi | one | | Limits | | Unit |
|-----------|----------------------------------|------------------------|------------------------------|---------|--------|---------|------|
| Syllibol | | | 0115 | Min. | Тур. | Max. | |
| VDD | Supply voltage | High-speed mode | $f(XIN) \le 4.4 \text{ MHz}$ | 2.7 | | 5.5 | V |
| | (with a ceramic resonator) | Middle-speed mode | $f(XIN) \le 4.4 MHz$ | 2.0 | | 5.5 | |
| | | Low-speed mode | | | | | |
| | | Default mode | | | | | |
| VDD | Supply voltage | High-speed mode | $f(XIN) \le 4.4 MHz$ | 2.7 | | 5.5 | V |
| | (with RC oscillation) | Middle-speed mode | | | | | |
| | | Low-speed mode | | | | | |
| | | Default mode | | | | | |
| VRAM | RAM back-up voltage | (at RAM back-up) | | 1.8 | | | V |
| Vss | Supply voltage | | | | 0 | | V |
| VIH | "H" level input voltage | P0, P1, P2, D0-D3, XIN | 1 | 0.8VDD | | Vdd | V |
| VIH | "H" level input voltage | RESET | | 0.85VDD | | VDD | V |
| VIH | "H" level input voltage | C, K | VDD = 4.0 to 5.5 V | 0.5VDD | | VDD | V |
| | | | VDD = 2.0 to 5.5 V | 0.7Vdd | | VDD | 1 |
| VIH | "H" level input voltage | CNTR, INT | • | 0.85VDD | | VDD | V |
| VIL | "L" level input voltage | P0, P1, P2, D0-D3, XIN | | 0 | | 0.2VDD | V |
| VIL | "L" level input voltage | C, K | | 0 | | 0.16VDD | V |
| VIL | "L" level input voltage | RESET | | 0 | | 0.3VDD | V |
| VIL | "L" level input voltage | CNTR, INT | | 0 | | 0.15VDD | V |
| IoL(peak) | "L" level peak output current | P2, RESET | VDD = 5.0 V | | | 10 | mA |
| | | | VDD = 3.0 V | | | 4.0 | |
| IoL(peak) | "L" level peak output current | D0, D1 | VDD = 5.0 V | | | 40 | mA |
| | | | VDD = 3.0 V | | | 30 | 1 |
| IoL(peak) | "L" level peak output current | D2/C, D3/K | VDD = 5.0 V | | | 24 | mA |
| | | | VDD = 3.0 V | | | 12 | |
| IOL(peak) | "L" level peak output current | P0, P1 | VDD = 5.0 V | | | 24 | mA |
| | | | VDD = 3.0 V | | | 12 | 1 |
| loL(avg) | "L" level average output current | P2, RESET (Note) | VDD = 5.0 V | | | 5.0 | mA |
| | | | VDD = 3.0 V | | | 2.0 | |
| loL(avg) | "L" level average output current | Do, D1 (Note) | VDD = 5.0 V | | | 30 | mA |
| | | | VDD = 3.0 V | | | 15 | 1 |
| loL(avg) | "L" level average output current | D2/C, D3/K (Note) | VDD = 5.0 V | | | 15 | mA |
| | | | VDD = 3.0 V | | | 7.0 | |
| loL(avg) | "L" level average output current | P0, P1 (Note) | VDD = 5.0 V | | | 12 | mA |
| | | | VDD = 3.0 V | | | 6.0 | |
| ΣIOL(avg) | "L" level total average current | P2, D, RESET | | | | 80 | mA |
| | | P0, P1 | | | | 80 | 1 |

Note : The average output current (IOH, IOL) is the average value during 100 ms.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER





RECOMMENDED OPERATING CONDITIONS 2 (Ta = -20 °C to 85 °C, VDD = 2.0 V to 5.5 V, unless otherwise noted)

| Symbol | Parameter | Con | ditions | | Limits | | Unit |
|-----------------|---|-------------------------|-----------------------|-----------|--------|-----------|-------|
| Cyrribor | Faiailletei | Con | uitions | Min. | Тур. | Max. | Offic |
| f(XIN) | Oscillation frequency | High-speed mode | VDD = 2.7 V to 5.5 V | | | 4.4 | MHz |
| | (with a ceramic resonator) | | VDD = 2.0 V to 5.5 V | | | 2.2 | |
| | | Middle-speed mode | VDD = 2.0 V to 5.5 V | | | 4.4 | |
| | | Low-speed mode | | | | | |
| | | Default mode | | | | | |
| f(XIN) | Oscillation frequency | High-speed mode | VDD = 2.7 V to 5.5 V | | | 4.4 | MHz |
| | (with RC oscillation) (Note) | Middle-speed mode | | | | | |
| | | Low-speed mode | | | | | |
| | | Default mode | | | | | |
| f(XIN) | Oscillation frequency | High-speed mode | VDD = 2.7 V to 5.5 V | | | 3.2 | MHz |
| | (with a ceramic resonator selected, | | VDD = 2.0 V to 5.5 V | | | 1.6 | |
| | external clock input) | Middle-speed mode | VDD = 2.0 V to 5.5 V | | | 3.2 | |
| | | Low-speed mode | | | | | |
| | | Default mode | | | | | |
| Δ f(XIN) | Oscillation frequency | VDD = 5.0 V ±10 %, Ta = | = 25 °C, –20 to 85 °C | | | ±17 | % |
| | (at RC oscillation, error value of | | | | | | |
| | exteranal R, C not included) | VDD = 3.0 V ±10 %, Ta = | = 25 °C, –20 to 85 °C | | | ±17 | |
| | Note: use 30 pF capacitor and vary external R | | | | | | |
| f(CNTR) | Timer external input frequency | High-speed mode | | | | f(XIN)/6 | Hz |
| | | Middle-speed mode | | | | f(XIN)/12 | |
| | | Low-speed mode | | | | f(XIN)/24 | |
| | | Default mode | | | | f(XIN)/48 | |
| tw(CNTR) | Timer external input period | High-speed mode | | 3/f(XIN) | | | s |
| | ("H" and "L" pulse width) | Middle-speed mode | | 6/f(XIN) | | | |
| | | Low-speed mode | | 12/f(XIN) | | | |
| | | Default mode | | 24/f(XIN) | | | 1 |

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

ELECTRICAL CHARACTERISTICS (Ta = -20 °C to 85 °C, VDD = 2.0 V to 5.5 V, unless otherwise noted)

| Symbol | | Parameter | Toot | conditions | | Limits | | Unit |
|-----------|---|------------------------------|-------------------------|-------------------|------|--------|------|------|
| | | | | Conditions | Min. | Тур. | Max. | |
| VOL | "L" level output | voltage | VDD = 5.0 V | IOL = 12 mA | | | 2.0 | V |
| | P0, P1 | | | IOL = 4.0 mA | | | 0.9 | |
| | | | VDD = 3.0 V | IOL = 6.0 mA | | | 0.9 | |
| | | | | IOL = 2.0 mA | | | 0.6 | |
| VOL | "L" level output | voltage | VDD = 5.0 V | IOL = 5.0 mA | | | 2.0 | V |
| | P2, RESET | | | IOL = 1.0 mA | | | 0.6 | |
| | | | VDD = 3.0 V | IOL = 2.0 mA | | | 0.9 | |
| VOL | "L" level output | voltage | VDD = 5.0 V | IOL = 30 mA | | | 2.0 | V |
| | D0, D1 | | | IOL = 10 mA | | | 0.9 | |
| | | | VDD = 3.0 V | IOL = 15 mA | | | 2.0 | |
| | | | | IOL = 5.0 mA | | | 0.9 | |
| VoL | "L" level output | voltage | VDD = 5.0 V | IOL = 15 mA | | | 2.0 | V |
| | D2/C, D3/K | | | IOL = 5.0 mA | | | 0.9 | |
| | | | VDD = 3.0 V | IOL = 9.0 mA | | | 2.0 | |
| | | | | IOL = 3.0 mA | | | 0.9 | |
| lін | "H" level input c | urrent | VI = VDD | ' | | | 1.0 | μΑ |
| | P0, P1, P2, RES | | | | | | | |
| lін | "H" level input current | | VI = VDD | | | 1.0 | μΑ | |
| | D ₀ , D ₁ , D ₂ /C, D ₃ | Do, D1, D2/C, D3/K | | | | | | |
| lıL | "L" level input co | urrent | VI = 0 V P0, P1, P2 N | -1.0 | | | μΑ | |
| | P0, P1, P2 | | | | | | | |
| lıL | "L" level input co | urrent | VI = 0 V, D2/C, D3/K, I | -1.0 | | | μΑ | |
| | D ₀ , D ₁ , D ₂ /C, D ₃ | 3/K | | | | | | |
| IDD | Supply current | at active mode | VDD = 5.0 V | High-speed mode | | 1.7 | 5.0 | mA |
| | | (Note 1) | f(XIN) = 4.0 MHz | Middle-speed mode | | 1.3 | 3.9 | |
| | | | | Low-speed mode | | 1.1 | 3.3 | |
| | | | | Default mode | | 1.0 | 3.0 | |
| | | | VDD = 3.0 V | High-speed mode | | 0.5 | 1.5 | |
| | | | f(XIN) = 2.0 MHz | Middle-speed mode | | 0.4 | 1.2 | |
| | | | | Low-speed mode | | 0.35 | 1.1 | 1 |
| | | | | Default mode | | 0.3 | 0.9 | |
| | | at RAM back-up mode | Ta = 25 °C | | | 0.1 | 1.0 | μΑ |
| | | (POF2 instruction execution) | VDD = 5.0 V | | | | 10 | |
| | | | VDD = 3.0 V | | | | 6.0 | |
| Rpu | Pull-up resistor | value | VI = 0 V | VDD = 5.0 V | 30 | 60 | 150 | kΩ |
| | P0, P1, P2, D2/0 | C, D3/K, RESET | | VDD = 3.0 V | 50 | 120 | 300 | |
| VT+ - VT- | l | | VDD = 5.0 V | l . | | 0.25 | | V |
| | | | VDD = 3.0 V | | | 0.25 | | |
| VT+ - VT- | Hysteresis RESI | T | VDD = 5.0 V | | 1.2 | | V | |
| | Tryotorodic NECET | | VDD = 3.0 V | | 0.5 | | | |
| f(RING) | Ring oscillator clock frequency (Note 2) | | VDD = 5.0 V | 1.0 | 2.0 | 3.0 | MHz | |
| . , | Ring oscillator clock frequency (Note 2) | | VDD = 3.0 V | 0.5 | 1.0 | 1.8 | 1 | |

Notes 1: When the A-D converter is used, the A-D operation current (IADD) is included.



^{2:} When system operates by the ring oscillator, the system clock frequency is the ring oscillator clock divided by the dividing ratio selected with register MR.

A-D CONVERTER RECOMMENDED OPERATING CONDITIONS

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

| Symbol | Parameter | Conditions | | | Limits | | |
|----------|-----------------------|----------------------|-------------------|------|--------|----------|-----|
| Syllibol | Faiailletei | | Min. | Тур. | Max. | Unit | |
| VDD | Supply voltage | Ta = 25 °C | | 2.7 | | 5.5 | V |
| | | Ta = -20 °C to 85 °C | | 3.0 | | 5.5 | |
| VIA | Analog input voltage | | | 0 | | VDD+2LSB | V |
| f(XIN) | Oscillation frequency | VDD = 2.7 V to 5.5 V | High-speed mode | 0.1 | | | MHz |
| | | | Middle-speed mode | 0.2 | | | |
| | | | Low-speed mode | 0.4 | | | |
| | | | Default mode | 0.8 | | | |

A-D CONVERTER CHARACTERISTICS (Ta = -20 °C to 85 °C, unless otherwise noted)

| Cumbal | Parameter | Parameter Test conditions | | Limits | | | I India |
|-------------------------------------|--------------------------------|----------------------------------|-------------------|--------|------|------|---------|
| Symbol | Parameter | est conditions | Min. | Тур. | Max. | Unit | |
| _ | Resolution | | | | | 10 | bits |
| Linearity error | | Ta = 25 °C, VDD = 2.7 V to 5.5 V | | | | ±2.0 | LSB |
| | | Ta = -25 °C to 85 | | | | | |
| Differential non-linearity error | | Ta = 25 °C, VDD = 2.7 V to 5.5 V | | | | ±0.9 | LSB |
| | | Ta = -25 °C to 85 | | | | | |
| V ₀ T | Zero transition voltage | VDD = 5.12 V | | 10 | 20 | 30 | mV |
| | | VDD = 3.072 V | | 3 | 9 | 15 | |
| VFST | Full-scale transition voltage | VDD = 5.12 V | | 5115 | 5125 | 5135 | mV |
| | | VDD = 3.072 V | | 3063 | 3069 | 3075 | |
| IADD | A–D operating current (Note 1) | VDD = 5.0 V | | | 0.3 | 0.9 | mA |
| | | VDD = 3.0 V | | 0.1 | 0.3 | | |
| TCONV | A-D conversion time | f(XIN) = 4.0 MHz | High-speed mode | | | 46.5 | μs |
| | | | Middle-speed mode | | | 93.0 | |
| | | | Low-speed mode | | | 186 | |
| | | | Default mode | | | 372 | 7 |
| - | Comparator resolution | | | | | 8 | bits |
| _ | Comparator error (Note 2) | VDD = 5.12 V | | | | ±20 | mV |
| | | VDD = 3.072 V | | | | ±15 | 1 |
| _ | Comparator comparison time | f(XIN) = 4.0 MHz | High-speed mode | | | 6.0 | μs |
| | | | Middle-speed mode | | | 12 | 7 |
| | | | Low-speed mode | | | 24 | 7 |
| | | | Default mode | | | 48 | |

Notes 1: When the A-D converter is used, the IADD is included to IDD.

2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

n = Value of register AD (n = 0 to 255)

BASIC TIMING DIAGRAM

| Machine cycle | | | Mi | Mi+1 | | |
|---------------------------|--|-------|------|------|--------|---|
| Parameter Pin name | | | 1411 | | 141111 | |
| Clock | XIN : high-speed mode (System clock = f(XIN)) | | | | | |
| | XIN: middle-speed mode (System clock = f(XIN)/2) | | ПП | | ПП | |
| | XIN: low-speed mode (System clock = f(XIN)/4) | Π | | | | |
| | XIN : default mode (System clock = f(XIN)/8) | | | | | |
| Port D output | D ₀ , D ₁ , D ₂ /C, D ₃ /K | | X | | | |
| Port D input | D ₀ , D ₁ , D ₂ /C, D ₃ /K | | | X | | |
| Port P0, P1, P2 output | P00-P03 P10-P13 P20, P21 | | X | | | |
| Port P0, P1, P2 input | P00-P03 P10-P13 P20, P21 | | | X | | |
| Timer output | CNTR | | | | X | |
| Timer input | CNTR | | | X | | |
| Interrupt input | INT | | | X | | X |

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4506 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 24 shows the product of built-in PROM version. Figure 51 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 24 Product of built-in PROM version

| Product | PROM size (X 10 bits) | RAM size (X 4 bits) | Package | ROM type |
|------------|--------------------------|------------------------|---------|----------------------------------|
| M34506E4FP | 4096 words | 256 words | 20P2N-A | One Time PROM [shipped in blank] |

(1) PROM mode

The 4506 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM to "H" after connecting wires as shown in Figure 52 and powering on the VDD pin, and then applying 12 V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Use the special-perpose serial programmer when performing serial read/program.

As for the serial programmer for the Mitsubishi single-chip micro-computer (serial programmer and control software), refer to the "Mitsubishi Microcomputer Development Support Tools" Hompage (http://www.tool-spt.mesc.co.jp/index_e.htm).

(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version shipped in blank, Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 51 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).




Fig. 51 Flow of writing and test of the product shipped in blank





Fig. 52 Pin configuration of built-in PROM version

PACKAGE OUTLINE



4506 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Misubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Misubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Misubishi Electric Corporation assumes, including the Misubishi Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information contained herein.

 Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor when considering the use of a product contained herein.

 The prior written approval of Misubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 The prior written approval of Misubishi Electric Corporation is necessary to reprint or repr

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control control part and the control destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST

4506 GROUP DATA SHEET

| Rev. No. | Revision Description | Rev. date |
|-------------|---|--------------|
| 1.0 | First Edition | 000808 |
| 1.1 | Pages 3, 4, 22, 38 : Character fonts errors revised | 000905 |
| 2.0 | The 4506/4507 Group data sheet is separated. | 010531 |
| | Page 10: Port block diagram (3); Block diagram of P12/CNTR pin revised. | |
| | Page 26: Fig. 22 Timers structure; Block diagram of P12/CNTR pin revised. | |
| | Page 29: (9) Precautions \rightarrow (8) Precautions | |
| | (8) Timer input/output pin (P12/CNTR pin) added. | |
| | Fig. 23 added. | |
| | Page 30: WATCHDOG TIMER revised all. | |
| | Page 31: Fig. 2 <u>4</u> → Fig. 2 <u>5</u> , Fig. 2 <u>5</u> → Fig. 2 <u>6</u> | |
| | Fig. 26 NOP instruction added. POF $ ightarrow$ POF2 | |
| | Page 49: Fig. 46 POF → POF2 | |
| | Page 61: BL p, a, BLA p instructions revised. | |
| | Page 62: BML p, a, BMLA p instructions revised. | |
| | Page 76: TABP p instruction revised. | |
| | Page 90: TABP p instruction revised. | |
| | Page 92: BL p, a, BLA p, BML p, a, BMLA p instructions revised. | |
| | Page 100: BL, BML, BLA, BMLA instructions; The second word revised. | |
| | Page 101: BL, BML, BLA, BMLA instructions; The second word revised. | |
| | Page 102: ABSOLUTE MAXIMUM RATINGS; VDD -0.3 to $6.\underline{0} \rightarrow -0.3$ to $6.\underline{5}$ | |
| | Page 104: RECOMMENDED OPERATING CONDITIONS 1; | |
| | Operating condition map added. | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |