# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### DESCRIPTION

The 4524 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with main clock selection function, serial I/O, four 8-bit timers (each timer has one or two reload register), 10-bit A-D converter, interrupts, and LCD control circuit.

The various microcomputers in the 4524 Group include variations of the built-in memory size as shown in the table below.

### FEATURES

- Minimum instruction execution time ...... 0.5  $\mu$ s (at 6 MHz oscillation frequency, in high-speed through-mode)
- Supply voltage

Mask ROM version	2.0 to 5.5 V
One Time PROM version	$2.5\ \text{to}\ 5.5\ \text{V}$
(It depends on oscillation frequency and operation mod	de)

Timers

Timer 1	8-bit timer with a reload register
Timer 2	8-bit timer with a reload register
Timer 3	8-bit timer with a reload register
Timer 4 8-b	it timer with two reload registers
Timer 516-bi	t timer (fixed dividing frequency)

Interrupt	9 sources
•Key-on wakeup function pins	10
LCD control circuit	
Segment output	20
Common output	4
● Serial I/O	8-bit 🗙 1
● A-D converter 10-bit successive appro	oximation method
Voltage drop detection circuit (Reset)	Typ. 3.5 V
<ul> <li>Watchdog timer</li> </ul>	
Clock generating circuit	
Main clock	
(ceramic resonator/RC oscillation/internal ring	oscillator)
Sub-clock	
(quartz-crystal oscillation)	

●LED drive directly enabled (port D)

### APPLICATION

Household appliance, consumer electronics, office automation equipment

Product	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34524M8-XXXFP	8192 words	512 words	64P6N-A	Mask ROM
M34524MC-XXXFP	12288 words	512 words	64P6N-A	Mask ROM
M34524EDFP (Note)	16384 words	512 words	64P6N-A	One Time PROM

Note: Shipped in blank.




PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

### 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER


### **PIN CONFIGURATION**







PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change



# 4524 Group

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.


# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### PERFORMANCE OVERVIEW

Parameter		er	Function				
Number of bas	sic instruct	ions	159				
Minimum instr	uction exe	cution time	0.5 $\mu$ s (at 6 MHz oscillation frequency, in high-speed through mode)				
Memory sizes	ROM	M34524M8	8192 words X 10 bits				
		M34524MC	12288 words X 10 bits				
		M34524ED	16384 words X 10 bits				
	RAM		512 words X 4 bits (including LCD display RAM 20 words X 4 bits)				
Input/Output ports	utput Do–D7 I/O		Eight independent I/O ports. Input is examined by skip decision. The output structure can be switched by software. Ports D4, D5, D6 and D7 are also used as SIN, SOUT, SCK and CNTR0 pin.				
	D8, D9	Output	Two independent output ports. Ports D8 and D9 are also used as INT0 and INT1, respectively.				
	P00–P03	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software.				
	P10–P13	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software.				
	P20-P23	I/O	4-bit I/O port; Ports P20–P23 are also used as AIN0–AIN3, respectively.				
	P30-P33	I/O	4-bit I/O port; Ports P30–P33 are also used as AIN4–AIN7, respectively.				
	P40-P43	I/O	4-bit I/O port; The output structure can be switched by software.				
	С	Output	1-bit output; Port C is also used as CNTR1 pin.				
Timers	Timer 1	-	8-bit programmable timer with a reload register and has an event counter.				
	Timer 2		8-bit programmable timer with a reload register.				
	Timer 3		8-bit programmable timer with a reload register and has an event counter.				
	Timer 4		8-bit programmable timer with two reload registers.				
	Timer 5		16-bit timer, fixed dividing frequency				
A-D converter			10-bit X 1, 8-bit comparator is equipped.				
Serial I/O			8-bit X 1				
LCD control	Selective	bias value	1/2, 1/3 bias				
circuit	Selective	duty value	2, 3, 4 duty				
	Common	output	4				
	Segment	output	20				
	Internal re power sup		$2r \times 3$ , $2r \times 2$ , $r \times 3$ , $r \times 2$ (they can be switched by software.)				
Interrupt	Sources		9 (two for external, five for timer, A-D, serial I/O)				
	Nesting		1 level				
Subroutine ne	Subroutine nesting		8 levels				
Device structu	Device structure		CMOS silicon gate				
Package	Package		64-pin plastic molded QFP (64P6N)				
Operating terr	perature r	ange	−20 °C to 85 °C				
Supply	Mask RO	M version	2 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)				
voltage	One Time	PROM version	2.5 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)				
Power	Active mo	de	2.8 mA (at room temperature, VDD = 5 V, f(XIN) = 6 MHz, f(XCIN) = 32 kHz, f(STCK) = f(XIN))				
dissipation	Clock ope	erating mode	20 $\mu$ A (at room temperature, VDD = 5 V, f(XcIN) = 32 kHz)				
	At RAM b	ack-up	0.1 $\mu$ A (at room temperature, VDD = 5 V)				






# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **PIN DESCRIPTION**

Pin	Name	Input/Output	t Function	
Vdd	Power supply	—	Connected to a plus power supply.	
Vss	Ground	—	Connected to a 0 V power supply.	
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.	
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.	
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer or the voltage drop detection circuit cause the system to be reset, the RESET pin outputs "L" level.	
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, con- nect it between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave	
Хоџт	Main clock output	Output	XOUT pin open.	
XCIN XCOUT	Sub-clock input Sub-clock output	Input Output	I/O pins of the sub-clock generating circuit. Connect a 32 kHz quartz-crystal oscillator between pins XCIN and XCOUT. A feedback resistor is built-in between them.	
D0D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D4–D7 is also used as SIN, SOUT, SCK and CNTR0 pin.	
D8, D9	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output struc- ture is N-channel open-drain. Ports D8 and D9 are also used as INT0 pin and INT1 pin, respectively.	
P00–P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.	
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channe open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.	
P20-P23	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure is N-channel open-drain. Fo input use, set the latch of the specified bit to "1". Ports P20–P23 are also used as AIN0–AIN3, respectively.	
P30–P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30–P33 are also used as AIN4–AIN7, respectively.	
P40–P43	I/O port P4	I/O	Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain.	
Port C	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR1 pin.	
COM0– COM3	Common output	Output	LCD common output pins. Pins COM <sub>0</sub> and COM <sub>1</sub> are used at 1/2 duty, pins COM <sub>0</sub> – COM <sub>2</sub> are used at 1/3 duty and pins COM <sub>0</sub> –COM <sub>3</sub> are used at 1/4 duty.	
SEG0-SEG19	Segment output	Output	LCD segment output pins. SEG0-SEG2 pins are used as VLc3-VLc1 pins, respectively.	
VLC3–VLC1	LCD power supply	_	LCD power supply pins. SEC0-SEC2 pins are used as VEC3-VEC1 pins, respectively LCD power supply pins. When the internal resistor is used, VDD pin is connected to VLC3 pin (if luminance ad justment is required, VDD pin is connected to VLC3 pin through a resistor). When the external power supply is used, apply the voltage $0 \le VLC1 \le VLC2 \le VLC3 \le VDD$ VLC3-VLC1 pins are used as SEG0-SEG2 pins, respectively.	
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D7 and C, respectively.	
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup func- tion which can be switched by software. INT0 pin and INT1 pin are also used as Ports D8 and D9, respectively.	
AIN0-AIN7	Analog input	Input	A-D converter analog input pins. AIN0–AIN7 are also used as ports P20–P23 and P30–P33, respectively.	
Scк	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port D6.	
SOUT	Serial I/O data output	Output	Serial I/O data output pin. SOUT pin is also used as port D5.	
SIN	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port D4.	





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D4	SIN	SIN	D4	С	CNTR1	CNTR1	С
D5	Sout	SOUT	D5	P20	Aino	AINO	P20
D6	Scк	SCK	D6	P21	AIN1	AIN1	P21
D7	CNTR0	CNTR0	D7	P22	Ain2	AIN2	P22
D8	INT0	INT0	D8	P23	Аілз	Аімз	P23
D9	INT1	INT1	D9	P30	Ain4	AIN4	P30
VLC3	SEG0	SEG0	VLC3	P31	Ain5	AIN5	P31
VLC2	SEG1	SEG1	VLC2	P32	AIN6	AIN6	P32
VLC1	SEG2	SEG2	VLC1	P33	Ain7	AIN7	P33

Notes 1: Pins except above have just single function.

2: The output of D<sub>8</sub> and D<sub>9</sub> can be used even when INT0 and INT1 are selected.

3: The input of ports D4–D6 can be used even when SIN, SOUT and SCK are selected.

4: The input/output of D7 can be used even when CNTR0 (input) is selected.

5: The input of D7 can be used even when CNTR0 (output) is selected.

6: The port C "H" output function can be used even when CNTR1 (output) is selected.

### DEFINITION OF CLOCK AND CYCLE

#### Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the ring oscillator which is the internal oscillator
- Clock (f(XCIN)) by the external quartz-crystal oscillation

• System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

#### Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

#### Table Selection of system clock

	Register MR			System clock	Operation mode
MR3	MR2	MR1	MR0		
0	0	0	0	f(STCK) = f(XIN) or f(RING)	High-speed through mode
		×	1	f(STCK) = f(XCIN)	Low-speed through mode
0	1	0	0	f(STCK) = f(XIN)/2  or  f(RING)/2	High-speed frequency divided by 2 mode
		×	1	f(STCK) = f(XCIN)/2	Low-speed frequency divided by 2 mode
1	0	0	0	f(STCK) = f(XIN)/4  or  f(RING)/4	High-speed frequency divided by 4 mode
		×	1	f(STCK) = f(XCIN)/4	Low-speed frequency divided by 4 mode
1	1	0	0	f(STCK) = f(XIN)/8  or  f(RING)/8	High-speed frequency divided by 8 mode
		Х	1	f(STCK) = f(XCIN)/8	Low-speed frequency divided by 8 mode

X: 0 or 1

Note: The f(RING)/8 is selected after system is released from reset.





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
		Output		unit	instructions	registers	Kellark
Port D	D0-D3, D4/SIN,	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D5/SOUT, D6/SCK,	(8)	CMOS		SZD	J1	function (programmable)
	D7/CNTR0				CLD	W6	
	D8/INT0, D9/INT1	Output	N-channel open-drain			l1, l2	Key-on wakeup function
		(2)				K2	(programmable)
Port P0	P00–P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions and key-on wakeup
						K0	functions (programmable)
Port P1	P10–P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions and key-on wakeup
						K1	functions (programmable)
Port P2	P20/AIN0-P23/AIN3	I/O	N-channel open-drain	4	OP2A	Q2	
		(4)			IAP2		
Port P3	P30/AIN4–P33/AIN7	I/O	N-channel open-drain	4	OP3A	Q3	
		(4)			IAP3		
Port P4	P40-P43	I/O	N-channel open-drain/	4	OP4A	FR3	Output structure selection
		(4)	CMOS		IAP4		function (programmable)
Port C	C/CNTR1	Output	CMOS	1	RCP	W4	
		(1)			SCP		





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition				
XIN Connect to Vss.		Internal oscillator is selected (CMCK and CRCK instructions are not executed.)				
		(Note 1)				
		Sub-clock input is selected for system clock (MR0=1). (Note 2)				
Хоит	Open.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.)				
		(Note 1)				
		RC oscillator is selected (CRCK instruction is executed)				
		External clock input is selected for main clock (CMCK instruction is executed).				
		(Note 3)				
		Sub-clock input is selected for system clock (MR0=1). (Note 2)				
XCIN	Connect to Vss.	Sub-clock is not used.				
Хсоит	Open.	Sub-clock is not used.				
D0–D3	Open.					
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 4)				
D4/SIN	Open.	SIN pin is not selected.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.				
D5/SOUT	Open.					
	Connect to Vss.	N-channel open-drain is selected for the output structure.				
D6/SCK	Open.	SCK pin is not selected.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.				
D7/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.				
Connect to Vss.		N-channel open-drain is selected for the output structure.				
		"0" is set to output latch.				
Connect to Vss.						
D9/INT1	Open.	"0" is set to output latch.				
Bointin	Connect to Vss.					
C/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.				
P00-P03	Open.	The key-on wakeup function is not selected. (Note 4)				
100 105	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5)				
		The pull-up function is not selected. (Note 4)				
		The key-on wakeup function is not selected. (Note 4)				
P10-P13	Open.	The key-on wakeup function is not selected. (Note 4)				
F 10-F 13	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5)				
		The pull-up function is not selected. (Note 4)				
		The key-on wakeup function is not selected. (Note 4)				
P20/AIN0-	Open.					
P20/AIN0- P23/AIN3	Connect to Vss.					
P30/AIN3 P30/AIN4-	Open.					
P 30/AIN4- P 33/AIN7	Connect to Vss.					
P40-P43	Open.					
1 40-F 43	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5)				
COM0–COM3	Open.					
VLC3/SEG0		SEGo pin is selected.				
	Open.	SEG1 pin is selected.				
VLC2/SEG1 VLC1/SEG2	Open.	•				
	Open.	SEG2 pin is selected.				
SEG3–SEG19	Open.	executed, the internal oscillation (ring oscillator) is selected for main clock.				

Notes 1: When the CMCK and CRCK instructions are not executed, the internal oscillation (ring oscillator) is selected for main clock.

2: When sub-clock (XCIN) input is selected (MR0 = 1) for the system clock by setting "1" to bit 1 (MR1) of clock control register MR, main clock is stopped. 3: Select the ceramic resonance by executing the CMCK instruction to use the external clock input for the main clock.


4: Be sure to select the output structure of ports Do–D3 and P4o–P43 and the pull-up function and key-on wakeup function of P0o–P03 and P1o–P13 with every one port. Set the corresponding bits of registers for each port.

5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.

(Note when connecting to Vss and VDD)


• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### PORT BLOCK DIAGRAMS




Port block diagram (1)



PRELIMINARY Notice: This is not a final specification. Notice: This is not a final specification. Some parametric limits are subject to change. **MITSUBISHI MICROCOMPUTERS** 


# 4524 Group








### 4524 Group





PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change. **MITSUBISHI MICROCOMPUTERS** 


# 4524 Group






PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change **MITSUBISHI MICROCOMPUTERS** 


# 4524 Group








# 4524 Group






## 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




RenesasTechnologyCorp.



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER



Port block diagram (8)

PRELIMINARY Notce: This is not a final specification. Some parametric limits are subject to c



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# FUNCTION BLOCK OPERATIONS CPU

### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

### (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



### (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

### (6) Interrupt stack register (SDP)


Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Progra	m counter (PC)						
Executing <b>BN</b> instruction	Executing <b>BM</b> Executing <b>RT</b> instruction						
	SK0	(SP) = 0					
	SK1	(SP) = 1					
	SK2	(SP) = 2					
	SK3	(SP) = 3					
	SK4	(SP) = 4					
	SK5	(SP) = 5					
	SK6	(SP) = 6					
	SK7	(SP) = 7					
Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first <b>BM</b> instruction, and the contents of program counter is stored in SKo. When the <b>BM</b> instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.							






Fig. 6 Example of operation at subroutine call



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

### (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

#### Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **PROGRAM MEMORY (ROM)**

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34524ED.

#### Table 1 ROM size and pages

Product	ROM (PROM) size (X 10 bits)	Pages
M34524M8	8192 words	64 (0 to 63)
M34524MC	12288 words	96 (0 to 95)
M34524ED	16384 words	128 (0 to 127)


Note: Data in pages 64 to 127 can be referred with the TABP p instruction after the SBK instruction is executed.


Data in pages 0 to 63 can be referred with the TABP p instruction after the RBK instruction is executed.

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP  $\ensuremath{\mathsf{p}}$  instruction.








Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). RAM includes the area for LCD.

When writing "1" to a bit corresponding to displayed segment, the segment is turned on.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

#### Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

#### Table 2 RAM size

Product	RAM size
M34524M8	512 words X 4 bits (2048 bits)
M34524MC	512 words X 4 bits (2048 bits)
M34524ED	512 words X 4 bits (2048 bits)

	Register Z					(	)							1				
	Register X	0	1	2	3		12	13	14	15	0	1	2	 11	12	13	14	15
	0																	
	1																	
	2																	
	3																	
	4																	
	5																	
≻	6																	
ter	7																	
Register Y	8														0	8	16	
R	9														1	9	17	
	10														2	10	18	
	11														3	11	19	
	12														4	12		
	13														5	13		
	14														6	14		
	15														7	15		

Fig. 12 RAM map



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

### (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

### (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

### (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

an interrupt occurs, or

• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

#### Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 5 interrupt	Timer 5 underflow	Address A in page 1
7	A-D interrupt	Completion of A-D conversion	Address C in page 1
8	Timer 4 interrupt or Serial I/O interrupt (Note)	Timer 4 underflow or completion of serial I/O transmit/ receive	Address E in page 1

**Note:** Timer 4 interrupt or serial I/O interrupt can be selected by the interrupt source selection bit (I30).

#### Table 4 Interrupt request flag, interrupt enable bit and skip instruction

300000			-
Interrupt name	Request flag	Skip instruction	Enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 5 interrupt	T5F	SNZT5	V21
A-D interrupt	ADF	SNZAD	V22
Timer 4 interrupt	T4F	SNZT4	V23
Serial I/O interrupt	SIOF	SNZSI	V23

### Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
- An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
- INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
   Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B The contents of these registers and flags are stored automatically
- in the interrupt stack register (SDP).

### (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)





Fig. 13 Program example of interrupt processing



#### Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram



### (6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

Interrupt control register V2

The timer 3, timer 5, A-D, Timer 4 and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

#### • Interrupt control register I3

The timer 4 and serial I/O interrupt source selection bit is assigned to register I3. Set the contents of this register through register A with the TI3A instruction. The TAI3 instruction can be used to transfer the contents of register I3 to register A.

#### Table 6 Interrupt control registers

	Interrupt control register V1			reset : 00002	at power down : 00002	R/W TAV1/TV1A
	10	Timer 2 interrupt enable bit	0	Interrupt disabled	SNZT2 instruction is valid)	
V	V13	Timer 2 interrupt enable bit	1	Interrupt enabled (	SNZT2 instruction is invalid)	
	V12	Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
ľ			1	Interrupt enabled (	SNZT1 instruction is invalid)	
	14	Enternal 4 internunt en able bit	0	Interrupt disabled	(SNZ1 instruction is valid)	
l v	V11	External 1 interrupt enable bit	1	Interrupt enabled (	SNZ1 instruction is invalid)	
	V10	External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
v			1	Interrupt enabled (	SNZ0 instruction is invalid)	

	Interrupt control register V2	at	reset : 00002	at power down : 00002	R/W TAV2/TV2A
1/05	Timer 4, serial I/O interrupt enable bit	0	Interrupt disabled	(SNZT4, SNZSI instruction is valid)	
V23		1	Interrupt enabled (	SNZT4, SNZSI instruction is invalid	)
1/00	A-D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22		1	Interrupt enabled (	SNZAD instruction is invalid)	
1/07	Timer 5 interrupt enable bit	0	Interrupt disabled	(SNZT5 instruction is valid)	
V21		1	Interrupt enabled (	SNZT5 instruction is invalid)	
1/00	Timer 3 interrupt enable bit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20		1	Interrupt enabled (	SNZT3 instruction is invalid)	

Interrupt control register I3			at reset : 02	at power down : state retained	R/W TAI3/TI3A
130	Timer 4, serial I/O interrupt source selection	0	Timer 4 interrupt va	alid, serial I/O interrupt invalid	
130	bit	1	Serial I/O interrupt valid, timer 4 interrupt invalid		


Note: "R" represents read enabled, and "W" represents write enabled.

### (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).









SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **EXTERNAL INTERRUPTS**


The 4524 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

#### Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D8/INT0	When the next waveform is input to D8/INT0 pin	<b>l1</b> 1
		<ul> <li>Falling waveform ("H"→"L")</li> </ul>	l12
		<ul> <li>Rising waveform ("L"→"H")</li> </ul>	
		<ul> <li>Both rising and falling waveforms</li> </ul>	
External 1 interrupt	D9/INT1	When the next waveform is input to D9/INT1 pin	l21
		<ul> <li>Falling waveform ("H"→"L")</li> </ul>	122
		<ul> <li>Rising waveform ("L"→"H")</li> </ul>	
		Both rising and falling waveforms	





### (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to D<sub>8</sub>/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
- External 0 interrupt activated condition is satisfied when a valid waveform is input to D8/INT0 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- <sup>②</sup> Select the valid waveform with the bits 1 and 2 of register I1.
- $\ensuremath{\textcircled{}}$  ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D $_8$ /INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

### (2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to D9/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 1 interrupt activated condition
- External 1 interrupt activated condition is satisfied when a valid waveform is input to D9/INT1 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.

- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- <sup>(2)</sup> Select the valid waveform with the bits 1 and 2 of register I2.
- $\ensuremath{\textcircled{\sc 0}}$  Clear the EXF1 flag to "0" with the SNZ1 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
- ⑤ Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the D9/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



#### (3) External interrupt control registers

#### Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

#### Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

#### Table 8 External interrupt control register

	Interrupt control register I1	at	reset : 00002	at power down : state retained	R/W TAI1/TI1A		
14	113 INTO pin input control bit (Note 2)		INT0 pin input disabled				
	INT0 pin input control bit (Note 2)	1	INT0 pin input ena	bled			
11	Interrupt valid waveform for INT0 pin/	0	Falling waveform/" instruction)	L" level ("L" level is recognized with	the SNZI0		
''	return level selection bit (Note 2)	1	Rising waveform/"H instruction)	H" level ("H" level is recognized with	the SNZI0		
11	INT0 pin edge detection circuit control bit	0	One-sided edge de	etected			
		1	Both edges detected	ed			
11	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	synchronous circuit not selected			
	circuit selection bit	1	Timer 1 count start synchronous circuit selected				

	Interrupt control register I2	at reset : 00002		at power down : state retained	R/W TAI2/TI2A		
100			D INT1 pin input disabled				
123	INT1 pin input control bit (Note 2)	1	INT1 pin input ena	bled			
		0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI1		
122	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	instruction)				
122		1	Rising waveform/"	H" level ("H" level is recognized with	the SNZI1		
			instruction)				
121	INT1 pin edge detection circuit control bit	0	One-sided edge de	etected			
121	int i pin edge detection circuit control bit	1	Both edges detected	ed			
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected			
120	circuit selection bit	1	1 Timer 3 count start synchronous circuit selected				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of these bits (I12, I13, I22 and I23) are changed, the external interrupt request flag (EXF0, EXF1) may be set.



### (4) Notes on External 0 interrupts

① Note [1] on bit 3 of register I1

When the input of the INTO pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

Depending on the input state of the Da/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18<sup>(1)</sup>) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 18@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18<sup>3</sup>).

:								
LA	4	; ( <b>XXX</b> 02)						
TV1A		; The SNZ0 instruction is valid ${f I}$						
LA	8	; (1XXX2)						
TI1A		; Control of INT0 pin input is changed						
NOP								
SNZ0		; The SNZ0 instruction is executed						
		(EXF0 flag cleared)						
NOP		3						
:								
<b>x</b> :	X : these bits are not used here.							

Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

• When the key-on wakeup function of INT0 pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19<sup>(1)</sup>).

:	
LA 0	; (00 <b>XX</b> 2)
TI1A	; Input of INT0 disabled
DI	
EPOF	
POF2	; RAM back-up
:	
X : the	se bits are not used here.

Fig. 19 External 0 interrupt program example-2


3 Note on bit 2 of register I1

When the interrupt valid waveform of the D8/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the Dø/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20<sup>(1)</sup>) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 20<sup>(2)</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20<sup>(3)</sup>).

:						
LA	4	; (XXX02)				
TV1A		; The SNZ0 instruction is valid				
LA	12					
TI1A		; Interrupt valid waveform is changed				
NOP						
SNZ0		; The SNZ0 instruction is executed				
		(EXF0 flag cleared)				
NOP						
:						
X : these bits are not used here.						





#### (5) Notes on External 1 interrupts

① Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21<sup>(1)</sup>) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag after executing at least one instruction (refer to Figure 21<sup>(2)</sup>). Also, set the NOP instruction for the case when a skip is per-

formed with the SNZ1 instruction (refer to Figure 21<sup>(3)</sup>).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	8	; (1 <b>XXX</b> 2)
TI2A		; Control of INT1 pin input is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		3
:		
<b>x</b> :	these b	bits are not used here.

Fig. 21 External 1 interrupt program example-1

2 Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared, the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

When the key-on wakeup function of INT1 pin is not used (register K22 = "0"), clear bits 2 and 3 of register I2 before system enters to the RAM back-up mode. (refer to Figure 22<sup>(1)</sup>).

LA 0 ; (00XX2) TI2A ; Input of INT1 disabled① DI EPOF	:
DI	LA
	TI2A
EPOF	DI
	EPOF
POF2 ; RAM back-up	POF2
•	:
X : these bits are not used here.	<b>x</b> :

Fig. 22 External 1 interrupt program example-2

3 Note on bit 2 of register I2

When the interrupt valid waveform of the D9/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23<sup>(1)</sup>) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag after executing at least one instruction (refer to Figure 23@). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23@).

:						
LA	4	; (XX0X2)				
TV1A		; The SNZ1 instruction is valid				
LA	12					
TI2A		; Interrupt valid waveform is changed				
NOP						
SNZ1		; The SNZ1 instruction is executed				
		(EXF1 flag cleared)				
NOP						
:						
X : these bits are not used here.						

Fig. 23 External 1 interrupt program example-3



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### TIMERS

The 4524 Group has the following timers.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

· Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 24 Auto-reload function

The 4524 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 8-bit programmable timer
- Timer 4 : 8-bit programmable timer
- Timer 5 : 16-bit fixed dividing frequency timer
- Timer LC : 4-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer
  - (Timers 1, 2, 3, 4 and 5 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, 4, 5 and LC can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.




SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER


Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Contro registe
Prescaler	8-bit programmable binary down counter	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3, 4 and LC count sources	PA
Timer 1	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	• Timer 5 underflow (T5UDF)		Timer 1 interrupt	
		CNTR0 input			
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	
		• Timer 1 underflow (T1UDF)		Timer 2 interrupt	
		• PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	Timer 2 underflow			
		(T2UDF)			
		CNTR1 input			
Timer 4	8-bit programmable	• XIN input	1 to 256	Timer 2, 3 count source	W4
	binary down counter	Prescaler output (ORCLK)		CNTR1 output	
	(PWM output function)			Timer 4 interrupt	
Timer 5	16-bit fixed dividing	XCIN input	8192	Timer 1, LC count source	W5
	frequency		16384	Timer 5 interrupt	
			32768		
			65536		
Timer LC	4-bit programmable	Bit 4 of timer 5	1 to 16	LCD clock	W6
	binary down counter	Prescaler output (ORCLK)			
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	

#### Table 9 Function related timers











#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### Table 10 Timer related registers

	Timer control register PA		at reset : 02	at power down : 02	W TPAA
PA0	Prescaler control bit	0	Stop (state initialize	ed)	
		1	Operating		

	Timer control register W1		at reset : 00002		at power down : state retained	R/W TAW1/TW1A
W13	W13 Timer 1 count auto-stop circuit selection bit (Note 2)		)	Timer 1 count auto	-stop circuit not selected	
1110			1	Timer 1 count auto-stop circuit selected		
W12	Timer 4 control bit		)	Stop (state retained)		
VV 12	Timer 1 control bit		1 Operating			
		W11	W10		Count source	
W11	Timer 1 count source selection bits	0	0	Instruction clock (II	NSTCK)	
		0	1	Prescaler output (C	DRCLK)	
W10		1	0	Timer 5 underflow	signal (T5UDF)	
		1	1	CNTR0 input		

Timer control register W2		at reset : 00002		reset : 00002	at power down : state retained	R/W TAW2/TW2A
W23	CNTR0 output control bit		D	Timer 1 underflow signal divided by 2 output		
1120		1		Timer 2 underflow signal divided by 2 output		
W22	Timer 2 control bit	0		Stop (state retained)		
1122		1 Operating				
		W21	W20		Count source	
W21	Timer 2 count source selection bits	0	0	System clock (STC	K)	
		0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)		
		1	1	PWM signal (PWM	OUT)	

Timer control register W3		at reset : 00002		reset : 00002	at power down : state retained	R/W TAW3/TW3A		
W33	Timer 3 count auto-stop circuit selection		Timer 3 count auto-stop circuit selection		)	Timer 3 count auto	-stop circuit not selected	
1105	bit (Note 3)		1	Timer 3 count auto-stop circuit selected				
W32	Timer 2 control hit		)	Stop (state retained)				
1102	Timer 3 control bit		1	Operating				
		W31	W30		Count source			
W31	The second second sector that the		Timer 2 count course calestics hits		0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits (Note 4)	0	1	Prescaler output (C	DRCLK)			
W30		1	0	Timer 2 underflow signal (T2UDF)				
			1	CNTR1 input				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (l10="1").
 3: This function is valid only when the timer 3 count start synchronous circuit is selected (l20="1").
 4: Port C output is invalid when CNTR1 input is selected for the timer 3 count source.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	Timer control register W4		reset : 00002	at power down : 00002	R/W TAW4/TW4A	
\M/4o	W43 CNTR1 output control bit		CNTR1 output invalid			
VV43			CNTR1 output vali	CNTR1 output valid		
W42	WA2 PWM signal		PWM signal "H" interval expansion function invalid			
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid			
W41	Timer 4 control bit	0	Stop (state retained)			
VV41		1	Operating			
\M/4 o	Times 4 count course coloction hit	0	XIN input			
vv40	W40 Timer 4 count source selection bit		Prescaler output (0	ORCLK) divided by 2		

	Timer control register W5			reset : 00002	at power down : state retained	R/W TAW5/TW5A	
W53	Not used	(	2	This bit has no fund	ction, but read/write is enabled.		
		· ·	1				
W52	Timer 5 control bit	0		Stop (state initialized)			
VV32			1	Operating			
		W51	<b>W5</b> 0	50 Count value			
W51		0	0	Underflow occurs every 8192 counts			
	Timer 5 count value selection bits	0	1	Underflow occurs every 16384 counts			
W50		1	0	Underflow occurs every 32768 counts			
		1	1	Underflow occurs every 65536 counts			

	Timer control register W6		reset : 00002	at power down : state retained	R/W TAW6/TW6A	
W63	W63 Timer LC control bit		Stop (state retained)			
1003			Operating			
W62	W62 Timer LC count source selection bit		Bit 4 (T54) of timer 5			
VV02		1	Prescaler output (ORCLK)			
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto-control circuit not selected			
WOT	selection bit	1	CNTR1 output auto-control circuit selected			
W60	D7/CNTR0 pin function selection bit	0	D7(I/O)/CNTR0 input			
VV00	(Note 2)	1	CNTR0 input/output/D7 (input)			

Notes 1: "R" represents read enabled, and "W" represents write enabled. 2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (1) Timer control registers

#### Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

Timer control register W3

Register W3 controls the selection of timer 3 count auto-stop circuit, and the count operation and count source of timer 3. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the count operation and count source of timer 5. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

• Timer control register W6

Register W6 controls the operation and count source of timer LC, the selection of CNTR1 output auto-control circuit and the D7/ CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

### (2) Prescaler (interrupt function)

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

② set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, 4 and LC count sources.

### (3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and

3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

① set data in timer 2,

select the count source with the bits 0 and 1 of register W2, and
 set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

### (5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

① set data in timer 3

2 set count source by bits 0 and 1 of register W3, and

3 set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

### (6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.

Timer 4 starts counting after the following process;

① set data in timer 4

2 set count source by bit 0 of register W4, and

③ set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin.

When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H.

When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4, avoid a timing when timer 4 underflows.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## (7) Timer 5 (interrupt function)

Timer 5 is a 16-bit binary down counter.

Timer 5 starts counting after the following process;

① set count value by bits 0 and 1 of register W5, and ② set the bit 2 of register W5 to "1."

Count source for timer 5 is the sub-clock input (XCIN).

Once count is started, when timer 5 underflows (the set count value is counted), the timer 5 interrupt request flag (T5F) is set to "1," and count continues.

Bit 4 of timer 5 can be used as the timer LC count source for the LCD clock generating.

When bit 2 of register W5 is cleared to "0", timer 5 is initialized to "FFFF16" and count is stopped.

Timer 5 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 5 underflow occurs at clock operating mode, system returns from the power down state.

## (8) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

① set data in timer LC,

2 select the count source with the bit 2 of register W6, and

3 set the bit 3 of register W6 to "1."

When a value set in reload register RLC is n, timer LC divides the count source signal by n + 1 (n = 0 to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-re-load function).

Timer LC underflow signal divided by 2 can be used for the LCD clock.

## (9) Timer input/output pin (D7/CNTR0 pin, C/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4. When the PWM signal is output from C/CNTR1 pin, set "0" to the output latch of port C.

The D7/CNTR0 pin function can be selected by bit 0 of register W6. The selection of CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising waveform of CNTR0 input.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising waveform of CNTR1 input. Also, when the CNTR1 input is selected, the output of port C is invalid (high-impedance state).

### (10) Timer interrupt request flags (T1F, T2F, T3F, T4F, T5F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4, SNZT5).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# (11) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit 110 or 120 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

### (12) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

#### (13) Precautions

Note the following for the use of timers.

• Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

- Timer count source Stop timer 1, 2, 3, 4 and LC counting to change its count source.
- Reading the count value
   Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.
- Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB, TLCA) to write its data.

Writing to reload register R1, R3, R4H
 When writing data to relead register R1, relead register R

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

Timer 4

Avoid a timing when timer 4 underflows to stop timer 4. When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

Timer 5

Stop timer 5 counting to change its count source.

• Timer input/output pin Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.



Timer 4 count source				
Timer 4 count value	0316 0216 0116 0016 0316 0216	01160016031602160116	0016x0316x0216x0116x001	0316021601160016
(Reload register)	1 1			
Timer 4 underflow signal	(R2L)		(R2L)	
PWM signal (output invalid)				
	Timer 4 start			PWM signal "L" fixed
-	tension function: invalid (W42 = "0")			
Timer 4 count source				
Timer 4 count value	0316 0216 0116 0016 0216 0116	001620316202162011620016	0216X0116X0016X0316X021	
(Reload register)	(R2H)	(R2L)	(R2H) (R2L)	(R2H)
Timer 4 underflow signal				
PWM signal		<	<──3 clock ──►	
	Timer 4 start	/M period 7 clock	PWM period 7 clos	k
<ul> <li>CNTR1 output: valid (W4 PWM signal "H" interval</li> </ul>	la = "1") extension function: valid (W42 = "1") (N	ote)		
Timer 4 count source				
Timer 4 count value	0316 0216 0116 0016 0216 01	i 160016003160216011600	16 0216 0116 0016 031	
(Reload register)				
Timer 4 underflow signal	(R2H)	(R2L)	(R2H) (R2	L) (R2H)
	<b>→</b> 3.5 cl	ock—	3.5 clock →	
PWM signal				

Fig. 27 Timer 4 operation (reload register R4L: "0316", R4H: "0216")



CNTR1 output auto-control circuit by	/ timer 3 is selected	ł.				
<ul> <li>CNTR1 output: valid (W43 = CNTR1 output auto-control c</li> </ul>		1 = "1")				
PWM signal		ພາບບານບານ	ոստիսոս	սոսոսիստ	າບບານບານບານ	
Timer 3 underflow signal	4	_1		İ	h	
CNTR1 output	Timer 3 start	inni	Innnn	nnnnnd	пппппп	
	CNTR1 outp					
<ul> <li>CNTR1 output auto-control f</li> </ul>	unction					
PWM signal						
Timer 3 underflow signal						
	Timer 3 start	1		2	Timer 3 stop	
Register W61				┊╵┊╶╴	3	
CNTR1 output						
	CNTR1 outpu		i i	_11111111111111111111111	CNTR1 outp	ut stop
	1					
<ol> <li>When the CNTR1 output the CNTR1 output invalia</li> <li>When the CNTR1 output</li> </ol>	d state is retained. It auto-control funct					
the CNTR1 output valid ③ When timer 3 is stopped		it auto-control f	unction becom	nes invalid.		
Note: When the PWM s	ignal is output from	C/CNTR1 pin,	set the output	t latch of port C	to "0".	

Fig. 28 CNTR1 output auto-control function by timer 3



		iming—							
Machine cycle	Mi			Mi+1			v	Mi+2	
-		TW	4A instructi	on execution	cycle (W4	1) <sup>"</sup> 1	<b>^</b>		
System clock = f(STCK)=f(XIN)/4	1				_ <b>_</b>	<u> </u>			
XIN input count source selected)									
Register W41					_				
Timer 4 count value - (Reload register)			031			011600016		0016031602	16,0116
Timer 4 underflow signal–			(R4L	-)			<b>♦</b> (R4H)	<b>↑</b> (R4L)	
C C									
PWM signal-									
Timer 4 count s	top timing				-		tart timing		
Timer 4 count s	top timing	 j		Mi+1	-		tart timing	Mi+2	
_		(					tart timing		
_	Mi	(		Mi+1					
Machine cycle System clock f(STCK)=f(Xin)/4 Xin input	Mi	(		Mi+1					
Machine cycle System clock f(STCK)=f(Xin)/4 Xin input	Mi	(		Mi+1					
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input count source selected)-		TW4			cycle (W41				
Machine cycle System clock f(STCK)=f(XiN)/4 XiN input count source selected)- Register W41 Timer 4 count value				Mi+1	cycle (W41				
Machine cycle System clock f(STCK)=f(XıN)/4 XıN input count source selected)- Register W41 Timer 4 count value (Reload register) Timer 4		TW4			cycle (W41				
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input count source selected)- Register W41 Timer 4 count value (Reload register) Timer 4 underflow signal		TW4			cycle (W41	i) " 0	tart timing	Mi+2	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the  $\overrightarrow{\text{RESET}}$  pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

However, in order to set the WEF flag to "1" again once it has cleared to "0", execute system reset.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



 $\odot$  After system is released from reset (= after program is started), timer WDT starts count down.

- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- ③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- ④ When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- (5) The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 30 Watchdog timer function



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 31).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down state (refer to Figure 32).

The watchdog timer function is valid after system is returned from the power down. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down, and stop the watchdog timer function.

<b>\$</b> WRST	; WDF1 flag cleared
:	
DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared

Fig. 3	31	Program	exampl	e to	start/stop	watchdog	timer

:	
WRST	; WDF1 flag cleared
NOP	
DI	; Interrupt disabled
EPOF	; POF instruction enabled
POF	
$\downarrow$	
Oscillation	stop
:	
•	

Fig. 32 Program example to enter the mode when using the watchdog timer




SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## **A-D CONVERTER (Comparator)**

The 4524 Group has a built-in A-D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A-D converter. This A-D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

#### Table 11 A-D converter characteristics

Parameter	Characteristics					
Conversion format	Successive comparison method					
Resolution	10 bits					
Relative accuracy	Linearity error: ±2LSB					
	Non-linearity error: ±0.9LSB					
Conversion speed	31 $\mu$ s (High-speed through-mode at 6.0 MHz oscillation frequency)					
Analog input pin	8					



 Notes 1: This switch is turned ON only when A-D converter is operating and generates the comparison voltage.
 2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1). The value of the comparator register is retained even when the mode is switched to the A-D conversion

mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 33 A-D conversion circuit structure



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	A-D control register Q1			rese	t : 00002	at power down : state retained	R/W TAQ1/TQ1A
Q13	A-D operation mode selection bit				ion mode mode	-	
			Q11			Analog input pins	
Q12		0	0	0	Aino		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	Ain2		
Q11		0	1	1	Аімз		
		1	0	0	AIN4		
		1	0	1	Ain5		
Q10		1	1	0	AIN6		
		1	1	1	Ain7		

### Table 12 A-D control registers

	A-D control register Q2		reset : 00002	at power down : state retained	R/W TAQ2/TQ2A
022	Q23 P23/AIN3 pin function selection bit		P23		
Q23			Аімз		
Q22	Q22 P22/AIN2 pin function selection bit		P22		
QZZ	P 22/Ainz pin function selection bit	1	AIN2		
Q21	P21/AIN1 pin function selection bit	0	P21		
QZI		1	AIN1		
020	Dos/Auto ain function colorition bit	0	P20		
Q20	Q20 P20/AIN0 pin function selection bit		AINO		

	A-D control register Q3	at	reset : 00002	at power down : state retained	R/W TAQ3/TQ3A
Q33	P33/AIN7 pin function selection bit	0	P33		
0,05	F 35/Aily pin function selection bit	1	AIN7		
Q32	P32/AIN6 pin function selection bit	0	P32		
Q32	F32/AIN6 pin function selection bit	1	AIN6		
Q31	P31/AIN5 pin function selection bit	0	P31		
0.51	F31/Ains pin function selection bit	1	AIN5		
Q30	P30/AIN4 pin function selection bit	0	P30		
Q30		1	AIN4		

Note: "R" represents read enabled, and "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (1) A-D control register

#### A-D control register Q1

Register Q1 controls the selection of A-D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

A-D control register Q2

Register Q2 controls the selection of P20/AIN0–P23/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

A-D control register Q3

Register Q3 controls the selection of P30/AIN4–P33/AIN7. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

### (2) Operating at A-D conversion mode

The A-D conversion mode is set by setting the bit 3 of register Q1 to "0."

### (3) Successive comparison register AD

Register AD stores the A-D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A-D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V<sub>ref</sub> generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref  $V_{ref} = \frac{V_{DD}}{1024} \times n$ n: The value of register AD (n = 0 to 1023)

### (4) A-D conversion completion flag (ADF)

A-D conversion completion flag (ADF) is set to "1" when A-D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

### (5) A-D conversion start instruction (ADST)

A-D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

### (6) Operation description

A-D conversion is started with the A-D conversion start instruction (ADST). The internal operation during A-D conversion is as follows:

- ① When the A-D conversion starts, the register AD is cleared to "00016."
- @ Next, the topmost bit of the register AD is set to "1," and the comparison voltage  $V_{\text{ref}}$  is compared with the analog input voltage  $V_{\text{IN}}$ .
- ③ When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4524 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A-D conversion stops after 62 machine cycles (31  $\mu$ s when f(XIN) = 6.0 MHz in high-speed through mode) from the start, and the conversion result is stored in the register AD. An A-D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A-D conversion completes (Figure 34).

#### Table 13 Change of successive comparison register AD during A-D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1         0         0          0         0         VDD         2
2nd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
3rd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
After 10th comparison	A-D conversion result VDD VDD VDD
completes	*1     *2     *3      *8     *9     *A     2     ±     ±     ±       1024

\*1: 1st comparison result

\*2: 2nd comparison result

\*3: 3rd comparison result

\*8: 8th comparison result\*A: 10th comparison result


\*9: 9th comparison result



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (7) A-D conversion timing chart

Figure 34 shows the A-D conversion timing chart.





#### (8) How to use A-D conversion

How to use A-D conversion is explained using as example in which the analog input from P30/AIN4 pin is A-D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y)= (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A-D interrupt is not used in this example.

- Select the AIN4 pin function with the bit 0 of the register Q3. Select the AIN4 pin function and A-D conversion mode with the register Q1 (refer to Figure 35).
- 2 Execute the ADST instruction and start A-D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A-D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- (5) Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- $\odot$  Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
- $\$  Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 35 Setting registers



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (9) Operation at comparator mode

The A-D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

### (10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A-D conversion mode to comparator mode, the result of A-D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A-D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V<sub>ref</sub> generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage Vref

 $V_{ref} = \frac{V_{DD}}{256} \times n$ 

n: The value of register AD (n = 0 to 255)

### (11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A-D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

# (12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (4  $\mu$ s at f(XIN) = 6.0 MHz in high-speed through mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

### (13) Notes for the use of A-D conversion

### TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

• Operation mode of A-D converter

Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with the bit 3 of register Q1 while the A-D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A-D converter from the comparator mode to A-D conversion mode.

The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 36 Comparator operation timing chart



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (14) Definition of A-D converter accuracy

- The A-D conversion accuracy is defined below (refer to Figure 37).
- · Relative accuracy
  - ① Zero transition voltage (VoT)

This means an analog input voltage when the actual A-D conversion output data changes from "0" to "1."

2 Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A-D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A-D conversion characteristics.

- Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)
- 1LSB at relative accuracy  $\rightarrow \frac{VFST-V0T}{1022}$  (V)
- 1LSB at absolute accuracy  $\rightarrow \frac{V_{DD}}{1024}$  (V)




Fig. 37 Definition of A-D conversion accuracy



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## SERIAL I/O

The 4524 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

- Serial I/O consists of;
- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer. The pin functions of the serial I/O pins can be set with the register J1.

### Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O
D6/SCK	Clock I/O (Scк)
D5/Sout	Serial data output (SOUT)
D4/SIN	Serial data input (SIN)

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of D6, D5, D4 are valid.




Fig. 38 Serial I/O structure

### Table 15 Serial I/O control register

	Serial I/O control register J1		at	reset : 00002	at power down : state retained	R/W TAJ1/TJ1A
		J13	J12		Synchronous clock	
J13		0	0	Instruction clock (IN	NSTCK) divided by 8	
	Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	ISTCK) divided by 4	
J12		1	0	Instruction clock (INSTCK) divided by 2		
		1	1	External clock (Sch	External clock (Sck input)	
		J11	<b>J1</b> 0		Port function	
J11		0	0	D6, D5, D4 selected	I/SCK, SOUT, SIN not selected	
	Serial I/O port function selection bits	0	1	SCK, SOUT, D4 selected/D6, D5, SIN not selected		
J10		1	0	SCK, D5, SIN select	ed/D6, SOUT, D4 not selected	
		1	1	SCK, SOUT, SIN sele	ected/D6, D5, D4 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig. 39 Serial I/O register state when transferring

### (1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

### (2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

### (3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

### (4) Serial I/O control register J1

Register J1 controls the synchronous clock, D6/SCK, D5/SOUT and D4/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.



## MITSUBISHI MICROCOMPUTERS

## 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (5) How to use serial I/O

Figure 40 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the

wiring between each pin with a resistor. Figure 40 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 40 Serial I/O connection example



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig. 41 Timing of serial I/O data transfer



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)
[Initial setting]	[Initial setting]
• Setting the serial I/O mode register J1 and inter- rupt control register V2 shown in Figure 40.	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 40.
TJ1A and TV2A instructions	TJ1A and TV2A instructions
• Setting the port received the reception enable signal (SRDY) to the input mode.	• Setting the port transmitted the reception enable signal $\overline{(\text{SRDY})}$ and outputting "H" level (reception impossible).
(Port D3 is used in this example)	(Port D3 is used in this example)
SD instruction	SD instruction
* [Transmission enable state]	*[Reception enable state]
• Storing transmission data to serial I/O register SI.	The SIOF flag is cleared to "0."
TSIAB instruction	SST instruction
	• "L" level (reception possible) is output from port D3.
	RD instruction
[Transmission]	[Reception]
<ul> <li>Check port D3 is "L" level.</li> </ul>	
SZD instruction	
•Serial transfer starts.	
SST instruction	
•Check transmission completes.	Check reception completes.
•Wait (timing when continuously transferring)	• "H" level is output from port D3.
	SD instruction
	[Data processing]

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from \*. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally

input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## LCD FUNCTION

The 4524 Group has an LCD (Liquid Crystal Display) controller/ driver. When the proper voltage is applied to LCD power supply input pins (VLC1–VLC3) and data are set in timer control register (W6), timer LC, LCD control registers (L1, L2), and LCD RAM, the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias.

4 common signal output pins and 20 segment signal output pins can be used to drive the LCD. By using these pins, up to 80 segments (when 1/4 duty and 1/3 bias are selected) can be controlled to display. The LCD power input pins (VLC1–VLC3) are also used as pins SEG0–SEG2. When SEG0–SEG2 are selected, the internal power (VDD) is used for the LCD power.

## (1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

### Table 17 Duty and maximum number of displayed pixels

Duty	Maximum number of displayed pixels	Used COM pins
1/2	40 segments	COM0, COM1 (Note)
1/3	60 segments	COM0-COM2 (Note)
1/4	80 segments	COM0–COM3

Note: Leave unused COM pins open.

### (2) LCD clock control

The LCD clock is determined by the timer LC count source selection bit (W62), timer LC control bit (W63), and timer LC. Accordingly, the frequency (F) of the LCD clock is obtained by the following formula. Numbers (① to ③) shown below the formula correspond to numbers in Figure 42, respectively.

 When using the prescaler output (ORCLK) as timer LC count source (W62="1")

$$F = ORCLK \times \frac{1}{LC+1} \times \frac{1}{2}$$

• When using the bit 4 of timer 5 as timer LC count source (W62="0")

$$F = \begin{bmatrix} T54 & X & \frac{1}{LC+1} & X & \frac{1}{2} \\ 1 & 2 & 3 \end{bmatrix}$$

[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

Frame frequency = 
$$\frac{F}{n}$$
 (Hz

Frame period =  $\frac{n}{F}$  (s)

F: LCD clock frequency





Fig. 42 LCD clock control circuit structure







## SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## (3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

### (4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes IVLC3I and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes VLC3 level.

Х			12				13			1	4	
Y Bits	3	2	1	0	3	2	1	0	3	2	1	0
8	SEG0	SEG0	SEG0	SEG0	SEG8	SEG8	SEG8	SEG8	SEG16	SEG16	SEG16	SEG16
9	SEG1	SEG1	SEG1	SEG1	SEG9	SEG9	SEG9	SEG9	SEG17	SEG17	SEG17	SEG17
10	SEG2	SEG2	SEG2	SEG2	SEG10	SEG10	SEG10	SEG10	SEG18	SEG18	SEG18	SEG18
11	SEG3	SEG3	SEG3	SEG3	SEG11	SEG11	SEG11	SEG11	SEG19	SEG19	SEG19	SEG19
12	SEG4	SEG4	SEG4	SEG4	SEG12	SEG12	SEG12	SEG12				
13	SEG5	SEG5	SEG5	SEG5	SEG13	SEG13	SEG13	SEG13	1			
14	SEG6	SEG6	SEG6	SEG6	SEG14	SEG14	SEG14	SEG14				<u> </u>
15	SEG7	SEG7	SEG7	SEG7	SEG15	SEG15	SEG15	SEG15	Ī			
COM	СОМз	COM2	COM1	COM0	СОМз	COM <sub>2</sub>	COM1	COM0	COM3	COM2	COM1	COMo

Note: The area marked " \_\_\_\_\_ " is not the LCD display RAM.

#### Fig. 44 LCD RAM map

#### Table 18 LCD control registers

	LCD control register L1		at	reset : 00002	at power down : state retained	R/W TAL1/TL1A	
1.10	Internal dividing resistor for LCD power	(	)	2r X 3, 2r X 2			
L13	supply selection bit (Note 2)	1	1	r X 3, r X 2			
L12		0		Off			
	LCD control bit	1	1	On			
		L11	L10	Duty	Bias	3	
L11		0	0		Not available		
	LCD duty and bias selection bits	0	1	1/2	1/2		
L10		1	0	1/3	1/3		
		1	1	1/4	1/3		

	LCD control register L2	at	t reset : 11112	at power down : state retained	W TL2A
L23	VLC3/SEG0 pin function switch bit (Note 3)	0	SEG0		
		1 VLC3			
L22	VLC2/SEG1 pin function switch bit (Note 4)	0	SEG1		
		1	VLC2		
L21	VLC1/SEG2 pin function switch bit (Note 4)	0	SEG2		
	VLC1/SEG2 pin function switch bit (Note 4)	1	VLC1		
	Internal dividing resistor for LCD power	0	Internal dividing re	sistor valid	
L20	supply control bit	1	Internal dividing re	sistor invalid	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

3: VLC3 is connected to VDD internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.






Fig. 45 LCD controller/driver structure



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (5) LCD power supply circuit

### Internal dividing resistor

The 4524 Group has the internal dividing resistor for LCD power supply.

When bit 0 of register L2 is set to "1", the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to "0", the internal dividing resistor is turned off.

The same six resistor (r) is prepared for the internal dividing resistor. According to the setting value of bit 3 of register L1 and using bias condition, the resistor is prepared as follows;

- L13 = "0", 1/3 bias used: 2r X 3 = 6r
- L13 = "0", 1/2 bias used: 2r X 2 = 4r
- L13 = "1", 1/3 bias used: r X 3 = 3r
- L13 = "1", 1/2 bias used: r X 2 = 2r

#### VLC3/SEG0 pin

The selection of VLC3/SEG0 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of VLC3 < VDD to the pin externally.

When the SEG0 pin function is selected, VLC3 is connected to VDD internally.

#### • VLC2/SEG1, VLC1/SEG2 pin

The selection of VLC2/SEG1 pin function is controlled with the bit 2 of register L2.

The selection of VLC1/SEG2 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of 0 < VLC1 < VLC2 < VLC3 to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin has the same electric potential at 1/2 bias.

When SEG1 and SEG2 pin function is selected, use the internal dividing resistor. In this time, VLC2 and VLC1 are connected to the generated dividingg voltage.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **RESET FUNCTION**

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.






Fig. 46 Reset release timing







## MITSUBISHI MICROCOMPUTERS 4524 Group

### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V must be set to 100  $\mu$ s or less. If the rising time ex-

ceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 48 Power-on reset circuit example

#### Table 19 Port state at reset

Name	Function	State
D0-D3	D0-D3	High-impedance (Notes 1, 2)
D4/SIN, D5/SOUT, D6/SCK	D4-D6	High-impedance (Notes 1, 2)
D7/CNTR0	D7	High-impedance (Notes 1, 2)
D8/INT0, D9/INT1	D8, D9	High-impedance (Note 1)
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)
P10-P13	P10-P13	High-impedance (Notes 1, 2, 3)
P20/AIN0-P23/AIN3	P20-P23	High-impedance (Note 1)
P30/AIN4–P33/AIN7	P30–P33	High-impedance (Note 1)
P40-P43	P40-P43	High-impedance (Notes 1, 2)
C/CNTR1	С	"L" (Vss) level

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## (2) Internal state at reset

Figure 49 and 50 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 49 are undefined, so set the initial value to them.

Program counter (PC)	000000000000000000000
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	
• Power down flag (P)	
• External 0 interrupt request flag (EXF0)	
• External 1 interrupt request flag (EXF1)	
Interrupt control register V1	00000000000000000000000000000000
Interrupt control register V2	000000000000000000000000000000000
Interrupt control register I1	
Interrupt control register I2	
Interrupt control register I3	0
Timer 1 interrupt request flag (T1F)	0
Timer 2 interrupt request flag (T2F)	0
Timer 3 interrupt request flag (T3F)	
Timer 4 interrupt request flag (T4F)	
Timer 5 interrupt request flag (T5F)	
Watchdog timer flags (WDF1, WDF2)	0
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register W1	
Timer control register W2	
Timer control register W3	
Timer control register W4	
Timer control register W5	
Timer control register W6	
Clock control register MR	
Serial I/O transmit/receive complation flag (SIOF)	
Serial I/O mode register J1	
Ĵ	serial I/O port not selected)
Serial I/O register SIX	. ,
A-D conversion completion flag (ADF)	
A-D control register Q1	
A-D control register Q2	
A-D control register Q3	
Successive approximation register AD	
Comparator register	
LCD control register L1	
LCD control register L2	
-	
	"X" represents undefined.

Fig. 49 Internal state at reset



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

<ul> <li>Key-on wakeup control register K0</li> </ul>	0000
• Key-on wakeup control register K1	0000
Key-on wakeup control register K2	0000
Pull-up control register PU0	0000
Pull-up control register PU1	0000
Port output structure control register FR0	0000
Port output structure control register FR1	0000
Port output structure control register FR2	
Port output structure control register FR3	0000
Carry flag (CY)	0
• Register A	0000
• Register B	
• Register D	XXX
• Register E	
• Register X	
• Register Y	
Register Z	X X
• Stack pointer (SP)	
Operation source clock	Ring oscillator (operating)
Ceramic resonator circuit	Operating
RC oscillation circuit	Stop

"X" represents undefined.

Fig. 50 Internal state at reset



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **VOLTAGE DROP DETECTION CIRCUIT**

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 51 Voltage drop detection reset circuit




Fig. 52 Voltage drop detection circuit operation waveform

#### Table 20 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At power down	At power down
		(SVDE instruction is not executed)	(SVDE instruction is executed)
"L"	Invalid	Invalid	Invalid
"H"	Valid	Invalid	Valid



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## POWER DOWN FUNCTION

The 4524 Group has 2-type power down functions.

System enters into each power down state by executing the following instructions.

- Clock operating mode ..... EPOF and POF instructions
- RAM back-up mode ..... EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

## (1) Clock operating mode

The following functions and states are retained.

- RAM
- Reset circuit
- XCIN—XCOUT oscillation
- LCD display
- Timer 5

## (2) RAM back-up mode

- The following functions and states are retained.
- RAM
- Reset circuit

## (3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 5 underflow occurs
- in the power down mode.
- In either case, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

## (4) Cold start condition

The CPU starts executing the software from address 0 in page 0 when;

• reset pulse is input to  $\overline{\text{RESET}}$  pin,

- reset by watchdog timer is performed, or
- reset by the voltage drop detection circuit is performed.

In this case, the P flag is "0."

## (5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T5F flag.

### Table 21 Functions and states retained at power down

FunctionTotel dominator Clock operatingRAM back-upProgram counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)XXContents of RAMOOInterrupt control registers V1, V2XXInterrupt control registers V1, V2XXInterrupt control registers V1 to I3OOSelected oscillation circuitOOClock control register MROOTimer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 functionOOTimer 5 functionOOTimer control registers PA, W4XXTimer control registers V1 to W3, W5, W6OOSerial I/O functionXXSerial I/O functionXXA-D functionXXA-D control registers Q1 to Q3OOLCD display functionOOLCD display functionOOCD display functionOOPort levelOOPort levelOOPull-up control registers PU0, PU1OOPort output format control registers K0 to K2OOPort output format control registers K0 to K2OOFR0		•	wn mode
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)XXContents of RAMOOInterrupt control registers V1, V2XXInterrupt control registers 11 to 13OOSelected oscillation circuitOOClock control register MROOClock control register MROOTimer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 functionOOTimer control registers PA, W4XXTimer control registers PA, W4XXTimer control registers V1 to W3, W5, W6OOSerial I/O functionXXSerial I/O functionXXA-D functionXXA-D control registers Q1 to Q3OOLCD display functionOOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort output format control registers K0 to K2OOPort output format control registersOOFR0 to FR3COExternal interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flags (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXStoral I/O transmit/receive completion flagXXStoral I/O transmit/receive completion flagXXStoral I/O transmit/receive completion flagXX <td>Function</td> <td></td> <td></td>	Function		
carry flag (CY), stack pointer (SP) (Note 2)XXContents of RAM00Interrupt control registers V1, V2XXInterrupt control registers 11 to I300Selected oscillation circuit00Clock control register MR00Timer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 function00Timer 5 function00Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W600Serial I/O functionXXSerial I/O functionXXA-D functionXXA-D control registers Q1 to Q300LCD display function0(Note 5)LCD control registers L1, L200Voltage drop detection circuit(Note 6)(Note 6)Port level00Port level00Port output format control registers K0 to K20Port output format control registers00FR0 to FR3External interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flags (T1F to T4F)00A-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXStoral I/O transmit/receive completion flagXXSerial I/O transmit/receive completion flagXXStoral I/O transmit/receive completion flagXX		operating	back-up
carry flag (CY), stack pointer (SP) (Note 2)Contents of RAMOOInterrupt control registers V1, V2XXInterrupt control registers I1 to I3OOSelected oscillation circuitOOClock control register MROOClock control register MROOTimer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 functionOOTimer LC functionV (Note 4)X (Note 4)Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers V1 to W3, W5, W6OOSerial I/O functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort output format control registers K0 to K2OOPort output format control registers K0 to K2OOFR0 to FR3COOExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flags (T1F to T4F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXStorp Extended flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Program counter (PC), registers A, B,	×	×
Interrupt control registers V1, V2XXInterrupt control registers I1 to I3OOSelected oscillation circuitOOClock control register MROOTimer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 functionOOTimer LC functionO(Note 4)Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXA-D control registers Q1 to Q3OOLCD display functionOOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort levelOOPort output format control registers K0 to K2OOPort output format control registers K0 to K2OORot o FR3XXExternal interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flags (T1F to T4F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXStore J. K. (Note 4)X (Note 4)XKatodog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	carry flag (CY), stack pointer (SP) (Note 2)	~	~
Interrupt control registers 11 to I3OOSelected oscillation circuitOOClock control register MROOTimer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 functionOOTimer LC functionO(Note 3)Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O control registers Q1 to Q3OOLCD display functionXXA-D control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort levelOOPort output format control registers K0 to K2OPort output format control registers S0OFR0 to FR3COExternal interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flags (T2F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXStrial I/O transmit/receive completion flagXX <td>Contents of RAM</td> <td>0</td> <td>0</td>	Contents of RAM	0	0
Interrupt control registers in to to0Selected oscillation circuitOClock control register MROTimer 1 to timer 4 functions(Note 3)Timer 5 functionOOOTimer 5 functionOWatchdog timer functionX (Note 4)X (Note 4)X (Note 4)Timer control registers PA, W4XXXTimer control registers W1 to W3, W5, W6OOOSerial I/O functionXXXSerial I/O control registers Q1 to Q3OLCD display functionOLCD display functionOVoltage drop detection circuit(Note 6)Port levelOPort levelOPort output format control registers K0 to K2OPort output format control registersOFR0 to FR3CExternal interrupt request flagsXXXSerial I/O transmit/receive completion flag (ADF)XXXSerial I/O transmit/receive completion flagXXX	Interrupt control registers V1, V2	X	X
Clock control register MROOTimer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 functionOOTimer 5 functionO(Note 3)Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort levelOOPort output format control registersOOFR0 to FR3OExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flag (ADF)XXSerial I/O transmit/receive completion flagXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X	Interrupt control registers I1 to I3	0	0
Display functionNote 3(Note 3)Timer 1 to timer 4 functions(Note 3)(Note 3)Timer 5 functionO(Note 3)Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O functionXXA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort levelOOPort output format control registers K0 to K2OPort output format control registersOOFR0 to FR3XXExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flags (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSlOFInterrupt enable flag (INTE)X (Note 4)X (Note 4)	Selected oscillation circuit	0	0
Timer 5 functionOOTimer LC functionO(Note 3)Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O control register J1OOA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort levelOOPort output format control registers K0 to K2OPort output format control registersOOFR0 to FR3XXExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flags (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Clock control register MR	0	0
Timer LC functionO(Note 3)Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O control register J1OOA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3XXExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flags (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXStorfInterrupt enable flag (INTE)X (Note 4)XXXX	Timer 1 to timer 4 functions	(Note 3)	(Note 3)
Watchdog timer functionX (Note 4)X (Note 4)Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O control register J1OOA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3Image: Stars C1 to T4F)(Note 3)Timer interrupt request flags (T1F to T4F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSlOFX (Note 4)X (Note 4)	Timer 5 function	0	0
Timer control registers PA, W4XXTimer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O control register J1OOA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort levelOOPort output format control registers K0 to K2OPort output format control registersOOFR0 to FR3XXExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flag (ADF)XXSerial I/O transmit/receive completion flagXXSlOFXXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Timer LC function	0	(Note 3)
Timer control registers W1 to W3, W5, W6OOSerial I/O functionXXSerial I/O control registers J1OOA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort levelOOPort output format control registers K0 to K2OPort output format control registersOOFR0 to FR3XXExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flags (T2F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Watchdog timer function	X (Note 4)	X (Note 4)
Serial I/O functionXXSerial I/O control register J1OOA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPort output format control registers K0 to K2OPort output format control registersOOFR0 to FR3COExternal interrupt request flagsXX(EXF0, EXF1)OOTimer interrupt request flags (T1F to T4F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSlOFInterrupt enable flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Timer control registers PA, W4	X	X
Serial I/O control register J1OOA-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3ZXExternal interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flags (T5F)OOA-D conversion completion flag (ADF)XXSlOFInterrupt enable flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Timer control registers W1 to W3, W5, W6	0	0
A-D functionXXA-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3COExternal interrupt request flagsXX(EXF0, EXF1)OOTimer interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Serial I/O function	X	Х
A-D control registers Q1 to Q3OOLCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3COExternal interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flags (T2F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFXXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Serial I/O control register J1	0	0
A B control registers data to doO(Note 5)LCD display functionO(Note 5)LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3COExternal interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flag (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFInterrupt enable flag (INTE)X (Note 4)X (Note 4)	A-D function	X	Х
LCD control registers L1, L2OOVoltage drop detection circuit(Note 6)(Note 6)Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3XXExternal interrupt request flagsXX(EXF0, EXF1)(Note 3)(Note 3)Timer interrupt request flags (T1F to T4F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFXXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	A-D control registers Q1 to Q3	0	0
Voltage drop detection circuit(Note 6)Port levelOPort levelOPull-up control registers PU0, PU1OVoltage drop detection circuitOPull-up control registers PU0, PU1OKey-on wakeup control registers K0 to K2OPort output format control registersOPort output format control registersOFR0 to FR3XExternal interrupt request flagsX(EXF0, EXF1)(Note 3)Timer interrupt request flags (T1F to T4F)OA-D conversion completion flag (ADF)XSerial I/O transmit/receive completion flagXSIOFInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)X	LCD display function	0	(Note 5)
Port levelOOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3SXExternal interrupt request flagsXX(EXF0, EXF1)(Note 3)(Note 3)Timer interrupt request flags (T1F to T4F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFXXXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	LCD control registers L1, L2	0	0
Pull-up control registers PU0, PU1OOPull-up control registers PU0, PU1OOKey-on wakeup control registers K0 to K2OOPort output format control registersOOFR0 to FR3XXExternal interrupt request flagsXX(EXF0, EXF1)(Note 3)(Note 3)Timer interrupt request flags (T1F to T4F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFXXInterrupt enable flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Voltage drop detection circuit	(Note 6)	(Note 6)
Key-on wakeup control registers K0 to K2OPort output format control registersOPort output format control registersOFR0 to FR3XExternal interrupt request flagsX(EXF0, EXF1)(Note 3)Timer interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flag (T5F)OA-D conversion completion flag (ADF)XSerial I/O transmit/receive completion flagXSIOFInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Port level	0	0
Port output format control registers       O         Port output format control registers       O         FR0 to FR3       X         External interrupt request flags       X         (EXF0, EXF1)       (Note 3)         Timer interrupt request flags (T1F to T4F)       (Note 3)         Timer interrupt request flag (T5F)       O         A-D conversion completion flag (ADF)       X         Serial I/O transmit/receive completion flag       X         SIOF       X         Interrupt enable flag (INTE)       X (Note 4)         Watchdog timer flags (WDF1, WDF2)       X (Note 4)	Pull-up control registers PU0, PU1	0	0
FR0 to FR3XExternal interrupt request flags (EXF0, EXF1)XTimer interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flag (T5F)OOOA-D conversion completion flag (ADF)XSerial I/O transmit/receive completion flag SIOFXInterrupt enable flag (INTE)XXXWatchdog timer flags (WDF1, WDF2)X (Note 4)	Key-on wakeup control registers K0 to K2	0	0
External interrupt request flagsXX(EXF0, EXF1)(Note 3)(Note 3)Timer interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flag (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFInterrupt enable flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Port output format control registers	0	0
(EXF0, EXF1)(Note 3)Timer interrupt request flags (T1F to T4F)(Note 3)Timer interrupt request flag (T5F)OA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagSIOFXInterrupt enable flag (INTE)XXXWatchdog timer flags (WDF1, WDF2)X (Note 4)	FR0 to FR3		
Timer interrupt request flags (T1F to T4F)(Note 3)(Note 3)Timer interrupt request flag (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFInterrupt enable flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	External interrupt request flags	X	Х
Timer interrupt request flag (T5F)OOA-D conversion completion flag (ADF)XXSerial I/O transmit/receive completion flagXXSIOFInterrupt enable flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	(EXF0, EXF1)		
A-D conversion completion flag (ADF)     X     X       Serial I/O transmit/receive completion flag     X     X       SIOF     X     X       Interrupt enable flag (INTE)     X     X       Watchdog timer flags (WDF1, WDF2)     X (Note 4)     X (Note 4)	Timer interrupt request flags (T1F to T4F)	(Note 3)	(Note 3)
A-D conversion completion flag (ADF)     X     X       Serial I/O transmit/receive completion flag     X     X       SIOF     X     X       Interrupt enable flag (INTE)     X     X       Watchdog timer flags (WDF1, WDF2)     X (Note 4)     X (Note 4)	Timer interrupt request flag (T5F)	0	0
SIOF     X     X       Interrupt enable flag (INTE)     X     X       Watchdog timer flags (WDF1, WDF2)     X (Note 4)     X (Note 4)	A-D conversion completion flag (ADF)	X	X
Interrupt enable flag (INTE)XXWatchdog timer flags (WDF1, WDF2)X (Note 4)X (Note 4)	Serial I/O transmit/receive completion flag	X	X
Watchdog timer flags (WDF1, WDF2) X (Note 4) X (Note 4)	SIOF		
Watchdog timer flags (WDF1, WDF2) X (Note 4) X (Note 4)	Interrupt enable flag (INTE)	X	X
Watchdog timer enable flag (WEF) X (Note 4) X (Note 4)		X (Note 4)	X (Note 4)
	Watchdog timer enable flag (WEF)	X (Note 4)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

- Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then go into the power down state.
- 5: LCD is turned off.
- 6: When the SVDE instruction is executed while the VDCE pin is in the "H" state, this function is valid at power down.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (6) Return signal

An external wakeup signal or timer 5 interrupt request flag (T5F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.

Table 22 shows the return condition for each return source.

## (7) Control registers

• Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

• Key-on wakeup control register K1

Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.

• Key-on wakeup control register K2

Register K2 controls the INT0 and INT1 pin key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A. • Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

• Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

- External interrupt control register I1 Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT0 pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.
- External interrupt control register I2 Register I2 controls the valid waveform of the external 1 interrupt, the input control of INT1 pin and the return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table	able 22 Return source and return condition						
F	Return source	Return condition	Remarks				
signal	Ports P00–P03 Ports P10–P13	Return by an external "L" level input.	The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to "H" level before going into the power down state.				
al wakeup	INT0 pin INT1 pin	"L" level input, or rising edge	Select the return level ("L" level or "H" level) with register I1 (I2) and return condition (return by level or edge) with register K2 according to the external state before going into the power down state.				
External		When the return level is input, the interrupt request flag (EXF0, EXF1) is not set.					
	ner 5 interrupt uest flag (T5F)	Return by timer 5 underflow or by setting T5F to "1".	Clear T5F with the SNZT5 instruction before system enters into the power down state.				
		It can be used in the clock operat- ing mode.	When system enters into the power down state while T5F is "1", system re- turns from the state immediately because it is recognized as return condition.				







Fig. 53 State transition





## **MITSUBISHI MICROCOMPUTERS**

# 4524 Group

### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### Table 23 Key-on wakeup control register, pull-up control register and interrupt control register

	Key-on wakeup control register K0		reset : 00002	at power down : state retained	R/W TAK0/ TK0A	
K03	Port P03 key-on wakeup	0	Key-on wakeup not	used		
KU3	control bit	1 Key-on wakeup used		ed		
KOa	Port P02 key-on wakeup	up 0 Key		Key-on wakeup not used		
K02	K02 control bit		Key-on wakeup used			
KOA	Port P01 key-on wakeup	0	Key-on wakeup not used			
KU1	K01 control bit		Key-on wakeup used			
KOo	Port P00 key-on wakeup	0	Key-on wakeup not	used		
K00	control bit	1	Key-on wakeup used			

	Key-on wakeup control register K1	at	reset : 00002	at power down : state retained	R/W TAK1/ TK1A
K13	Port P13 key-on wakeup	0	Key-on wakeup use	ed	
K13	control bit	1 Key-on wakeup not used			
K12	Port P12 key-on wakeup		Key-on wakeup not used		
K12	control bit		Key-on wakeup used		
144.	Port P11 key-on wakeup	0	Key-on wakeup not used		
K11	control bit		Key-on wakeup used		
K10	Port P10 key-on wakeup	0	Key-on wakeup not	used	
K10	control bit	1	Key-on wakeup used		

	Key-on wakeup control register K2	at	reset : 00002	at power down : state retained	R/W TAK2/ TK2A
K23	INT1 pin	0	Return by level		
K23	return condition selection bit	1 Return by edge			
K22	INT1 pin	0 Key-on wakeup not used		used	
N22	key-on wakeup control bit		Key-on wakeup use	ed	
K21	INT0 pin	0	Return by level		
<b>K</b> 21	return condition selection bit		Return by edge		
K20	INT0 pin	0	Key-on wakeup not	used	
K20	key-on wakeup control bit	1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	Pull-up control register PU0	at	reset : 00002	at power down : state retained	R/W TAPU0 TPU0A
	Port P03 pull-up transistor	0	Pull-up transistor O	)FF	
PU03	control bit	1	Pull-up transistor O	DN	
<b>B</b> U A	Port P02 pull-up transistor	0	Pull-up transistor O	)FF	
PU02	control bit	1	Pull-up transistor O	DN	
BLIA	Port P01 pull-up transistor	0	Pull-up transistor O	)FF	
PU01	control bit	1 Pull-up transistor ON		DN	
<b>D</b> U A	Port P00 pull-up transistor	0	0 Pull-up transistor OFF		
PU00	control bit	1	Pull-up transistor O	N	
	Pull-up control register PU1	at	reset : 00002	at power down : state retained	R/W TAPU1, TPU1A
	Port P13 pull-up transistor	0 Pull-up transistor (		)FF	
PU13	control bit	1	1 Pull-up transistor ON		
DUA	Port P12 pull-up transistor	0	Pull-up transistor O	)FF	
PU12	control bit	1	Pull-up transistor O	DN	

DUIA		0	
PU12	control bit	1	Pull-up transistor ON
PU11	Port P11 pull-up transistor	0	Pull-up transistor OFF
PUII	control bit	1	Pull-up transistor ON
PU10	Port P10 pull-up transistor	0	Pull-up transistor OFF
P010	control bit	1	Pull-up transistor ON

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
113	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled		
113		1	INT0 pin input ena	bled	
110	Interrupt valid waveform for INT0 pin/	0	Falling waveform/" instruction)	L" level ("L" level is recognized with	the SNZI0
112	return level selection bit (Note 2)		Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI0
<b>I1</b> 1	INTO his adapt detection airquit control hit	0	One-sided edge detected		
111	INT0 pin edge detection circuit control bit	1	Both edges detected	ed	
110	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	synchronous circuit not selected	
	circuit selection bit	1	Timer 1 count start	synchronous circuit selected	

	Interrupt control register I2		reset : 00002	at power down : state retained	R/W TAI2/TI2A
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled		
123		1	INT1 pin input ena	bled	
		0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI1
122	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	instruction)		
122		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1		
			instruction)		
121	INT1 pin edge detection circuit control bit	0	One-sided edge de	etected	
121		1	Both edges detected	ed	
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count start synchronous circuit selected		

Notes 1: "R" represents read enabled, and "W" represents write enabled. 2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## **CLOCK CONTROL**

- The clock control circuit consists of the following circuits.
- Ring oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 56 shows the structure of the clock control circuit.

The 4524 Group operates by the ring oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the main clock (f(XIN)) of the 4524 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.

The quartz-crystal oscillator can be used for sub-clock (f(XCIN)).




Fig. 56 Clock control circuit structure



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (1) Main clock generating circuit (f(XIN))

The ceramic resonator or RC oscillation can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the ring oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the ring oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, this MCU operates by the ring oscillator.

### (2) Ring oscillator operation

When the MCU operates by the ring oscillator as the main clock (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to Vss and leave XOUT pin open (Figure 58).

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

### (3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 59).

### (4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 60).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 57 Switch to ceramic resonance/RC oscillation





Fig. 58 Handling of XIN and XOUT when operating ring oscillator








Fig. 60 External RC oscillation circuit



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## (5) External clock

When the external clock signal is used as the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 61).


Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down mode (POF and POF2 instructions) cannot be used when using the external clock.


## (6) Sub-clock generating circuit f(XCIN)

Sub-clock signal f(XCIN) is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit and a quartz-crystal oscillator to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 62).

## (7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.








Fig. 62 External quartz-crystal circuit

	Clock control register MR		at	reset : 11002 at power down : state retained		R/W TAMR/ TMRA	
		MR3	MR2		Operation mode		
MR3		0	0	Operation mode Through mode (frequency not divided) Frequency divided by 2 mode Frequency divided by 4 mode Frequency divided by 8 mode			
	Operation mode selection bits	0	1	Frequency divided by 2 mode			
MR2		1	0	Frequency divided by 4 mode			
		1	1	Frequency divided	by 8 mode		
MR1	Main clock oscillation circuit control bit	0	0 Main clock oscillation enabled				
IVITY I			1 Main clock oscillation stop				
MRo	System alogy colocition hit	0	)	Main clock (f(XIN) o	r f(RING))		
IVIR0	System clock selection bit	1		Sub-clock (f(XCIN))			

### Table 24 Clock control register MR

Note : "R" represents read enabled, and "W" represents write enabled.

### **ROM ORDERING METHOD**

1.Mask ROM Order Confirmation Form\*

2.Mark Specification Form\*

3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

\*For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.maec.co.jp/indexe.htm).



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### LIST OF PRECAUTIONS

#### ① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- $\bullet$  connect a bypass capacitor (approx. 0.1  $\mu F)$  between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k $\Omega$  (connect this resistor to CNVss/VPP pin as close as possible).

### ②Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

#### ③Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

### ④ Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

### 5 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

### ⑥Timer count source

Stop timer 1, 2, 3, 4 and LC counting to change its count source.

### Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

### Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB, TLCA) to write its data.

### 9 Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload regiser R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

#### 10 Timer 4

### Avoid a timing when timer 4 underflows to stop timer 4. When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

### 10 Timer 5

Stop timer 5 counting to change its count source.

#### <sup>12</sup>Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

### 13 Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down state, and stop the watchdog timer function.
- When the watchdog timer function and power down function are used at the same time, execute the WRST instruction before system enters into the power down state and initialize the flag WDF1.

### Multifunction

- Be careful that the output of ports D8 and D9 can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports D4–D6 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D7 can be used even when input of CNTR0 pin are selected.
- Be careful that the input of port D7 can be used even when output of CNTR0 pin are selected.
- Be careful that the "H" output of port C can be used even when output of CNTR1 pin are selected.

### 6 Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### 16 D8/INT0 pin

• Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the Da/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 63<sup>(1)</sup>) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 63@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 63<sup>(3)</sup>).

:		
LA	4	; ( <b>XXX</b> 02)
TV1A		; The SNZ0 instruction is valid
LA	8	; (1XXX2)
TI1A		; Control of INT0 pin input is changed
NOP		
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		
:		

Fig. 63 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

• When the key-on wakeup function of INTO pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 64<sup>(1)</sup>).

:	
LA 0	; (00 <b>XX</b> 2)
TI1A	; Input of INT0 disabled ${f I}$
DI	
EPOF	
POF2	; RAM back-up
:	
X : these	bits are not used here.
X : these	

Fig. 64 External 0 interrupt program example-2

Note on bit 2 of register I1

When the interrupt valid waveform of the D8/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the Da/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 65<sup>(1)</sup>) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 65@). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 65@).

:							
LA 4	; ( <b>XXX</b> 02)						
TV1A	; The SNZ0 instruction is valid						
LA 1	2						
TI1A	; Interrupt valid waveform is changed						
NOP							
SNZ0	; The SNZ0 instruction is executed						
	(EXF0 flag cleared)						
NOP	3						
:							
<b>X</b> : th	X : these bits are not used here.						

Fig. 65 External 0 interrupt program example-3



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### 0 D9/INT1 pin

• Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 66<sup>(1)</sup>) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag after executing at least one instruction (refer to Figure 66<sup>®</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 66).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	8	; (1XXX2)
TI2A		; Control of INT1 pin input is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		
:		

Fig. 66 External 1 interrupt program example-1

Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared, the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

• When the key-on wakeup function of INT1 pin is not used (register K22 = "0"), clear bits 2 and 3 of register I2 before system enters to the RAM back-up mode. (refer to Figure 67<sup>(1)</sup>).

:	
LA 0	; (00XX2)
TI2A	; Input of INT1 disabled
DI	
EPOF	
POF2	; RAM back-up
:	
X : thes	se bits are not used here.

Fig. 67 External 1 interrupt program example-2

Note on bit 2 of register I2

When the interrupt valid waveform of the D9/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 68<sup>(1)</sup>) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag after executing at least one instruction (refer to Figure 68<sup>(2)</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 68<sup>(3)</sup>).

:							
LA	4	; (XX0X2)					
TV1A		; The SNZ1 instruction is valid					
LA	12						
TI2A		; Interrupt valid waveform is changed					
NOP							
SNZ1		; The SNZ1 instruction is executed					
		(EXF1 flag cleared)					
NOP							
:							
<b>x</b> :	X : these bits are not used here.						

Fig. 68 External 1 interrupt program example-3



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

<sup>18</sup>A-D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with the bit 3 of register Q1 while the A-D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A-D converter from the comparator mode to A-D conversion mode.
- The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

LA 8 TV2A	; (X0XX2) ; The SNZAD instruction is valid① ; (0XXX2)					
TQ1A	; Operation mode of A-D converter is changed from comparator mode to A-D conversion mode.					
SNZAD NOP						
X : these bits are not used here.						

### Fig. 69 A-D converter program example-3

### Image: 
Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A-D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01  $\mu$ F to 1  $\mu$ F) to analog input pins (Figure 70).

When the overvoltage applied to the A-D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 71. In addition, test the application products sufficiently.




Fig. 70 Analog input external circuit example-1




Fig. 71 Analog input external circuit example-2

POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

#### Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100  $\mu$ s or less. If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

#### Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the ring oscillator stop.

### Ring oscillator

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the ring oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the ring oscillator clock.

#### External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the power down mode (POF and POF2 instructions) cannot be used.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## **CONTROL REGISTERS**

	Interrupt control register V1		reset : 00002	at power down : 00002	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (	SNZT2 instruction is valid)	
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (	SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (		
V I Z		1	Interrupt enabled (	SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled (		
VII		1	Interrupt enabled (	SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (	SNZ0 instruction is valid)	
V 10		1	Interrupt enabled (	SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at power down : 00002	R/W TAV2/TV2A		
\/0e	Timor 4, sorial I/Q interrupt enable bit	0	Interrupt disabled	Interrupt disabled (SNZT4, SNZSI instruction is valid)			
V23	Timer 4, serial I/O interrupt enable bit	1	Interrupt enabled (	SNZT4, SNZSI instruction is invalid)	)		
\/0e	A-D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)			
V22		1	Interrupt enabled (	SNZAD instruction is invalid)			
1/07	Timer 5 interrupt enable bit	0	Interrupt disabled				
V21		1	Interrupt enabled (	SNZT5 instruction is invalid)			
\/De	Timer 3 interrupt enable bit	0	Interrupt disabled	(SNZT3 instruction is valid)			
V20		1	Interrupt enabled (	SNZT3 instruction is invalid)			

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
113	INT0 pin input control bit (Note 2)	0 INT0 pin input disabled			
113		1	INT0 pin input ena	bled	
112	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)		
112		1	Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction)		
<b>I1</b> 1	INT0 pin edge detection circuit control bit	0	One-sided edge detected		
		1	Both edges detected		
110	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected	
	circuit selection bit	1	Timer 1 count start synchronous circuit selected		

	Interrupt control register I2		reset : 00002	at power down : state retained	R/W TAI2/TI2A	
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	INT1 pin input disabled		
123		1	INT1 pin input ena	INT1 pin input enabled		
122	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)			
122		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction)			
121	INTER a local data at a second s	0	One-sided edge detected			
121	INT1 pin edge detection circuit control bit	1	Both edges detected			
120	INT1 pin Timer 3 count start synchronous	0 Timer 3 count start synchronous circuit not selected				
120	circuit selection bit	1	Timer 3 count start synchronous circuit selected			

Interrupt control register I3		ć	at reset : 02	at power down : state retained	R/W TAI3/TI3A
130	Timer 4, serial I/O interrupt source selection	0	Timer 4 interrupt va	alid, serial I/O interrupt invalid	
150	bit	1	Serial I/O interrupt	valid, timer 4 interrupt invalid	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.



# 4524 Group

### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	Clock control register MR			at reset : 11002 at power down : state retained			
		MR3	MR2		Operation mode		
MR3		0	0	Through mode (free	igh mode (frequency not divided)		
	Operation mode selection bits	0	1	Frequency divided by 2 mode			
MR2		1	0	Frequency divided by 4 mode			
		1	1	Frequency divided by 8 mode			
MR1	Main clock oscillation circuit control bit	0	)	Main clock oscillation	on enabled		
		1	I	Main clock oscillation stop			
MR0	System clock selection bit	0	)	Main clock (f(XIN) or f(RING))			
IVII (U		1	I	Sub-clock (f(Xcin))			

	Timer control register PA		at reset : 02	at power down : 02	W TPAA
PAo	PA0 Prescaler control bit		Stop (state initialized	ed)	
FAU		1	Operating		

	Timer control register W1		at reset : 00002 at power down : state retained			R/W TAW1/TW1A	
W13	Timer 1 count auto-stop circuit selection	0	)	Timer 1 count auto	-stop circuit not selected		
110	bit (Note 2)		1	Timer 1 count auto	-stop circuit selected		
W12	Timor 4 control bit	0		Stop (state retained	(b		
VV12	Timer 1 control bit		1	Operating			
		W11	W10		Count source		
W11		0	0	Instruction clock (IN	NSTCK)		
	Timer 1 count source selection bits	0 1 1 0		Prescaler output (ORCLK)			
W10				Timer 5 underflow	signal (T5UDF)		
		1	1	CNTR0 input			

	Timer control register W2	at reset : 00002			at power down : state retained	R/W TAW2/TW2A
W23	CNTR0 output control bit	0		Timer 1 underflow	signal divided by 2 output	•
VV25			1	Timer 2 underflow	signal divided by 2 output	
W22	Timer 2 control bit	0		Stop (state retained)		
VVZZ			1	Operating		
		W21	W20	Count source		
W21		0	0	System clock (STC	System clock (STCK)	
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)		
W20		1 0		Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWM	OUT)	

	Timer control register W3		at	reset : 00002	R/W TAW3/TW3A	
W33	Timer 3 count auto-stop circuit selection	(	D	Timer 3 count auto	-stop circuit not selected	
1000	bit (Note 3)		1	Timer 3 count auto	-stop circuit selected	
W32	Timer 3 control bit	0		Stop (state retained)		
VV32	Timer 3 control bit			Operating		
			W30	Count source		
W31	Timer 2 count course cale time bits	0	0	PWM signal (PWMOUT)		
	Timer 3 count source selection bits		1	Prescaler output (ORCLK)		
W30	(Note 4)	1	0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

R represents read enabled, and w represents white enabled.
 This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
 This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").
 Port C output is invalid when CNTR1 input is selected for the timer 3 count source.



# 4524 Group

### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	Timer control register W4		reset : 00002	at power down : 00002	R/W TAW4/TW4A
W43	CNTR1 output control bit	0	CNTR1 output inva	alid	
VV43		1	CNTR1 output vali	d	
W42	PWM signal	0	PWM signal "H" int	terval expansion function invalid	
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid		
W41	Timer 4 control bit	0	Stop (state retained)		
VV41		1	Operating		
W40	Timer 4 count source selection bit	0	XIN input		
VV40		1	Prescaler output (0	ORCLK) divided by 2	

	Timer control register W5			reset : 00002	at power down : state retained	R/W TAW5/TW5A
W53	Not used	0 -		This bit has no fund	This bit has no function, but read/write is enabled.	
W52	Timer 5 control bit	0		Stop (state initialized)		
1002		1	1	Operating		
		W51	W50	Count value		
W51		0	0	Underflow occurs e	every 8192 counts	
	Timer 5 count value selection bits		1	Underflow occurs every 16384 counts		
W50		1 0		) Underflow occurs every 32768 counts		
		1	1	Underflow occurs e	every 65536 counts	

	Timer control register W6		reset : 00002	at power down : state retained	R/W TAW6/TW6A
W63	Timer LC control bit	0	Stop (state retaine	d)	
1005		1	Operating		
W62	Timer LC count source selection bit	0 Bit 4 (T54) of timer 5			
VV02		1	Prescaler output (ORCLK)		
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto	o-control circuit not selected	
0001	selection bit	1	CNTR1 output auto-control circuit selected		
W60	D7/CNTR0 pin function selection bit	0	D7(I/O)/CNTR0 inp	put	
**00	(Note 2)	1	CNTR0 input/output	ut/D7 (input)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	Serial I/O control register J1			reset : 00002	R/W TAJ1/TJ1A		
		J13	J12		Synchronous clock		
J13		0	0	Instruction clock (II	NSTCK) divided by 8		
	Serial I/O synchronous clock selection bits	0	0 1 Instruction clock (INSTCK) divided by 4				
J12		1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clock (Scк input)			
		J11	J10		Port function		
J11		0	0	D6, D5, D4 selected	D6, D5, D4 selected/SCK, SOUT, SIN not selected		
	<ul> <li>Serial I/O port function selection bits</li> </ul>		1	SCK, SOUT, D4 sele	SCK, SOUT, D4 selected/D6, D5, SIN not selected		
<b>J</b> 10		1	0	Sck, D5, SIN selected/D6, SOUT, D4 not selected			
		1	1	SCK, SOUT, SIN sel	ected/D6, D5, D4 not selected		

	A-D control register Q1			rese	t : 00002	at power down : state retained	R/W TAQ1/TQ1A		
Q13	A-D operation mode selection bit	A-D	) con	versi	on mode				
Geno		Cor	mpar	ator	mode				
		Q12	Q11	Q10 Analog input pins					
Q12		0	0	0	Aino				
		0	0	1	Ain1				
	Analog input pin selection bits	0	1	0	AIN2				
Q11		0	1	1	Аімз				
		1	0	0	AIN4				
		1	0	1	Ain5				
Q10		1	1	0	AIN6				
		1	1	1	Ain7				

	A-D control register Q2		reset : 00002	at power down : state retained	R/W TAQ2/TQ2A
Q23	P23/AIN3 pin function selection bit	0	P23		
Q23	P 23/Ains pin function selection bit	1	Аімз		
Q22	P22/AIN2 pin function selection bit	0	P22		
QZZ	P 22/Ainz pin function selection bit	1	AIN2		
Q21	Do (Any nin function colorition bit		P21		
QZI	P21/AIN1 pin function selection bit	1	AIN1		
Q20	P20/AIN0 pin function selection bit	0	P20		
Q20	P 20/Aino pin function selection bit	1	AINO		

	A-D control register Q3		reset : 00002	at power down : state retained	R/W TAQ3/TQ3A
Q33	P33/AIN7 pin function selection bit	0	P33		
Q05	F 33/Ally pin function selection bit	1	Ain7		
Q32	P32/AIN6 pin function selection bit	0	P32		
Q32		1	Ain6		
Q31	P31/AIN5 pin function selection bit	0	P31		
0.51	P31/AINS pin function selection bit	1	Ain5		
Q30	P30/AIN4 pin function selection bit	0	P30		
Q30		1	Ain4		

Note: "R" represents read enabled, and "W" represents write enabled.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	LCD control register L1		at reset : 00002		at power dow	n : state retained	R/W TAL1/TL1A	
L13	Internal dividing resistor for LCD power		)	2r X 3, 2r X 2				
L13	supply selection bit (Note 2)	1	I	r X 3, r X 2				
1.10	LCD control bit	(	)	Off				
L12		1	1	On				
		L11	L10	Duty Bias				
L11		0	0		Not available			
	LCD duty and bias selection bits	0	1	1/2	1/2			
L10		1	0	1/3	1/3			
210			1	1/4		1/3		

	LCD control register L2		reset : 11112	at power down : state retained	W TL2A			
L23	VLC3/SEG0 pin function switch bit (Note 3)	0	SEG0					
LZS		1	VLC3					
L22	VLC2/SEG1 pin function switch bit (Note 4)	0	SEG1					
		1	VLC2	VLC2				
1.24	VI or SECo pip function quitab bit (Note 4)	0	SEG2					
L21	VLC1/SEG2 pin function switch bit (Note 4)	1	VLC1					
L20	Internal dividing resistor for LCD power		Internal dividing resistor valid					
L20	supply control bit	1	Internal dividing resistor invalid					

	Pull-up control register PU0		reset : 00002	at power down : state retained	R/W TAPU0/ TPU0A	
DI IOo	Port P03 pull-up transistor	0	Pull-up transistor O	FF		
PU03	control bit	1	Pull-up transistor O	N		
DUIG	Port P02 pull-up transistor		Pull-up transistor OFF			
PU02	control bit	1	Pull-up transistor ON			
DU0.	Port P01 pull-up transistor	0	Pull-up transistor O	FF		
P001	PU01 control bit		Pull-up transistor ON			
DUOs	Port P00 pull-up transistor	0	Pull-up transistor O	FF		
PU00	control bit	1	Pull-up transistor O			

	Pull-up control register PU1		reset : 00002	at power down : state retained	R/W TAPU1/ TPU1A		
DUIA	Port P13 pull-up transistor	0	Pull-up transistor O	FF			
PU13	PU13 control bit		Pull-up transistor ON				
DUA	Port P12 pull-up transistor		Pull-up transistor OFF				
PU12	control bit	1	Pull-up transistor ON				
	Port P11 pull-up transistor	0	Pull-up transistor OFF				
PU11	control bit	1	Pull-up transistor ON				
DU4.	Port P10 pull-up transistor	0 Pull-up transistor OFF		FF			
PU10	control bit	1	Pull-up transistor O	N			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

3: VLC3 is connected to VDD internally when SEG0 pin is selected.4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.



# 4524 Group

### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Por	Port output structure control register FR0		reset : 00002	at power down : state retained	W TFR0A			
ED0a	Ports P12, P13 output structure selection	0	N-channel open-dra	ain output	•			
FR03	bit	1	CMOS output					
ED0a	Ports P10, P11 output structure selection	0	N-channel open-drain output					
FR02	bit	1	CMOS output	CMOS output				
ED0.	Ports P02, P03 output structure selection	0	N-channel open-drain output					
FR01	bit	1	CMOS output					
ED0a	Ports P00, P01 output structure selection	0 N-channel open-dr		ain output				
FR00	bit	1	CMOS output					

Por	Port output structure control register FR1		reset : 00002	at power down : state retained	W TFR1A		
FR13	ED4a Deat Deathart structure extension bit		N-channel open-dra	ain output			
FK13	Port D3 output structure selection bit	1	CMOS output				
	Port D2 output structure selection bit	0	N-channel open-drain output				
FR12		1	CMOS output				
	Dant Dr. autout atmost up a classification bit	0	N-channel open-drain output				
FR11	Port D1 output structure selection bit	1	CMOS output				
	Dent De eutrust etnueture celestiere kit	0	N-channel open-drain output				
FR10	Port Do output structure selection bit	1	CMOS output				

Por	Port output structure control register FR2		reset : 00002	at power down : state retained	W TFR2A		
FR23			N-channel open-dra	ain output			
FRZ3	Port D7/CNTR0 output structure selection bit	1	CMOS output				
FR22	Dert Da/Cold autout atmost us aslastics, hit	0	N-channel open-drain output				
FR22	Port D6/SCK output structure selection bit	1	CMOS output				
500/	Dart Dr/Court autout atmeture aslastics bit	0	N-channel open-dra	ain output			
FR21	Port D5/SOUT output structure selection bit	1	CMOS output				
ED0a		0	N-channel open-drain output				
FR20	Port D4/SIN output structure selection bit	1	1 CMOS output				

Por	Port output structure control register FR3		reset : 00002	at power down : state retained	W TFR3A		
FR33	ED0. Dert D4. aufentieten ertentien hit		N-channel open-dra	ain output			
FK33	Port P43 output structure selection bit	1	CMOS output				
ED0a	Port P42 output structure selection bit	0	N-channel open-drain output				
FR32		1	CMOS output				
500/	Ded D4. and a data data data data di serie data di serie data data data data data data data dat	0	N-channel open-drain output				
FR31	Port P41 output structure selection bit	1	CMOS output				
ED0a	Dant D4a autout atmost una calactica, hit	0	N-channel open-drain output				
FR30	Port P40 output structure selection bit	1	CMOS output				

Note: "R" represents read enabled, and "W" represents write enabled.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Key-on wakeup control register K0		at	reset : 00002	at power down : state retained	R/W TAK0/ TK0A	
1/0		0	Key-on wakeup not	used	111071	
K03	Port P03 key-on wakeup control bit	1 Key-on wakeup used		ed		
1/0-	Dort D00 kov on wokoup control hit	0	Key-on wakeup not	used		
K02	Port P02 key-on wakeup control bit	1	Key-on wakeup use	ed		
K01	Port P01 key-on wakeup control bit	0	Key-on wakeup not	used		
KU1	For For key-on wakeup control bit	1	Key-on wakeup use	ed		
K00	Port P00 key-on wakeup control bit	0	Key-on wakeup not	used		
KU0	For Foo key-on wakeup control bit	1	Key-on wakeup use	ed		
	Key-on wakeup control register K1	at	reset : 00002	at power down : state retained	R/W TAK1, TK1A	
1/1 a		0	0 Key-on wakeup not used			
K13	Port P13 key-on wakeup control bit	1	Key-on wakeup use	ed		
K12	Dest Dis her en webern eentrel hit	0	Key-on wakeup not used			
K12	Port P12 key-on wakeup control bit	1	Key-on wakeup use	ed		
K11	Dort D14 kov on wokour control hit	0	Key-on wakeup not used			
N11	Port P11 key-on wakeup control bit	1	Key-on wakeup use	ed		
K10	Port P10 key-on wakeup control bit	0	Key-on wakeup not	used		
KTU	Fort F 10 key-on wakeup control bit	1	Key-on wakeup use	əd		
	Key-on wakeup control register K2	at	reset : 00002	at power down : state retained	R/W TAK2/ TK2A	
1/00	INITA min nations condition colorities bit	0	Returned by level		,	
K23	INT1 pin return condition selection bit	1	Returned by edge			
K22	INITA nin kov on wokoup control hit	0	Key-on wakeup inv	alid		
r\Z2	INT1 pin key-on wakeup control bit	1	Key-on wakeup valid			
K21			Returned by level			
r\21	INT0 pin return condition selection bit	1	Returned by edge			
K20	INTO pip koy op wakoup control hit	0	Key-on wakeup inva	alid		
r\20	NT0 pin key-on wakeup control bit	1	Key-on wakeup val	id		

Note: "R" represents read enabled, and "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### INSTRUCTIONS

The 4524 Group has the 136 instructions. Each instruction is described as follows;

(1) Index list of instruction function

(2) Machine instructions (index by alphabet)

(3) Machine instructions (index by function)

(4) Instruction code table

### SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
Е	Register E (8 bits)	ТЗ	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T5	Timer 5
11	Interrupt control register I1 (4 bits)	TLC	Timer LC
12	Interrupt control register I2 (4 bits)	T1F	Timer 1 interrupt request flag
13	Interrupt control register I3 (1 bit)	T2F	Timer 2 interrupt request flag
MR	Clock control register MR (4 bits)	T3F	Timer 3 interrupt request flag
PA	Timer control register PA (1 bit)	T4F	Timer 4 interrupt request flag
W1	Timer control register W1 (4 bits)	T5F	Timer 5 interrupt request flag
W2	Timer control register W2 (4 bits)	WDF1	Watchdog timer flag
W3	Timer control register W3 (4 bits)	WEF	Watchdog timer enable flag
W4	Timer control register W4 (4 bits)	INTE	Interrupt enable flag
W5	Timer control register W5 (4 bits)	EXF0	External 0 interrupt request flag
W6	Timer control register W6 (4 bits)	EXF1	External 1 interrupt request flag
J1	Serial I/O control register J1 (4 bits)	P	Power down flag
Q1	A-D control register Q1 (4 bits)	ADF	A-D conversion completion flag
Q2	A-D control register Q2 (4 bits)	SIOF	Serial I/O transmit/receive completion flag
Q3	A-D control register Q3 (4 bits)	0101	Central in C transmit/Coerve completion hag
L1	LCD control register L1 (4 bits)	D	Port D (10 bits)
L2	LCD control register L2 (4 bits)	P0	Port P0 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P1	Port P1 (4 bits)
PU1	Pull-up control register PU1 (4 bits)	P2	Port P2 (4 bits)
FR0	Port output format control register FR0 (4 bits)	P3	Port P3 (4 bits)
FR1	Port output format control register FR1 (4 bits)	P4	Port P4 (4 bits)
FR2	Port output format control register FR2 (4 bits)	c	Port C (1 bit)
FR3	Port output format control register FR3 (4 bits)	C	
KO	Key-on wakeup control register K0 (4 bits)	x	Hexadecimal variable
K1	Key-on wakeup control register K0 (4 bits)		Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	y z	Hexadecimal variable
X	Register X (4 bits)		Hexadecimal variable
A Y	Register Y (4 bits)	p n	Hexadecimal constant
Z	Register Z (2 bits)	:	Hexadecimal constant
DP	Data pointer (10 bits)		Hexadecimal constant
DF	(It consists of registers X, Y, and Z)	J A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)	ASAZATAU	(same for others)
			(same for others)
РСн РСL	High-order 7 bits of program counter		Direction of data movement
SK	Low-order 7 bits of program counter Stack register (14 bits X 8)	$\leftarrow$	Direction of data movement Data exchange between a register and memory
SP	Stack register (14 bits X 6) Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag		Contents of registers and memories
RPS		( )	•
RPS R1	Prescaler reload register (8 bits)	M(DP)	Negate, Flag unchanged after executing instruction RAM address pointed by the data pointer
	Timer 1 reload register (8 bits)		
R2	Timer 2 reload register (8 bits)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R3	Timer 3 reload register (8 bits)	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R4L	Timer 4 reload register (8 bits)		in page p5 p4 p3 p2 p1 p0
R4H	Timer 4 reload register (8 bits)	C + x	Hex. C + Hex. number x
RLC	Timer LC reload register (4 bits)	X	

Note : Some instructions of the 4524 Group has the skip function to unexecute the next described instruction. The 4524 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Group- ing		Function	Page	Group- ing	Mnemonic	Function	Page
	ТАВ	$(A) \gets (B)$	111, 132		XAMI j	$(A) \leftarrow \to (M(DP))$	131, 132
				sfei		$(X) \leftarrow (X) EXOR(j)$	
	ТВА	$(B) \leftarrow (A)$	121, 132	tran		j = 0 to 15	
	TAY	$(A) \leftarrow (Y)$	120, 132	ster		$(Y) \leftarrow (Y) + 1$	
			120, 102	egis	TMA j	$(M(DP)) \leftarrow (A)$	125, 132
	TYA	$(Y) \leftarrow (A)$	130, 132	to r		$(X) \leftarrow (X) EXOR(j)$	120, 102
				RAM to register transfer		j = 0 to 15	
	TEAB	(E7−E4) ← (B)	121, 132	Ľ.			
sfer		(E3–E0) ← (A)			LA n	$(A) \gets n$	98, 134
Register to register transfer	TADE		112, 132			n = 0 to 15	
ter t	TABE	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$	112, 132		TABP p		113, 134
egis		(1) ( (23 23)			ТАБЕ р	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	115, 154
to	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	121, 132			(PCн) ← p	
ster						$(PCL) \leftarrow (DR2-DR0, A3-A0)$	
tegi	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$	113, 132			$(B) \leftarrow (ROM(PC))_{7-4}$	
		$(A3) \leftarrow 0$				$(A) \gets (ROM(PC))_{3-0}$	
	<b>T 3 7</b>		121, 132			$(PC) \leftarrow (SK(SP))$	
	TAZ	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$	121, 132			$(SP) \leftarrow (SP) - 1$	
		$(A3, A2) \leftarrow 0$			АМ	$(A) \leftarrow (A) + (M(DP))$	92, 134
	ТАХ	$(A) \leftarrow (X)$	120, 132			$(\Lambda) \leftarrow (\Lambda) + (M(D)))$	52, 154
					AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	92, 134
	TASP	$(A_2-A_0) \leftarrow (SP_2-SP_0)$	118, 132			$(CY) \leftarrow Carry$	
		$(A3) \leftarrow 0$		c			
		()()	98, 132	Arithmetic operation	A n	$(A) \leftarrow (A) + n$	92, 134
	LXY x, y	$\begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array}$	00, 102	Iedc		n = 0 to 15	
ses				etic e	AND	$(A) \leftarrow (A) AND (M(DP))$	93, 134
ress	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	99, 132	hme			50, 104
RAM addresses				Arit	OR	$(A) \leftarrow (A) \text{ OR } (M(DP))$	100, 134
MA	INY	$(Y) \leftarrow (Y) + 1$	98, 132				
R			95, 132		SC	$(CY) \leftarrow 1$	104, 134
	DEY	$(Y) \leftarrow (Y) - 1$	33, 132				
	TAM j	$(A) \leftarrow (M(DP))$	116, 132		RC	$(CY) \leftarrow 0$	102, 134
		$(X) \leftarrow (W(DY))$ $(X) \leftarrow (X)EXOR(j)$			SZC	(CY) = 0 ?	109, 134
		j = 0 to 15			020	(01) = 01	100, 104
Isfe					СМА	$(A) \leftarrow (\overline{A})$	95, 134
trar	XAM j	$(A) \leftarrow \to (M(DP))$	131, 132				
ster		$(X) \leftarrow (X) EXOR(j)$			RAR	→CY→A3A2A1A0	101, 134
regi		j = 0 to 15					
RAM to register transfer	XAMD j	$(A) \leftarrow \to (M(DP))$	131, 132				
ZAN		$(X) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$					
		j = 0 to 15					
		$(Y) \leftarrow (Y) - 1$					

### INDEX LIST OF INSTRUCTION FUNCTION

Note: p is 0 to 63 for M34524M8,

p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	SB j	(Mj(DP)) ← 1 j = 0 to 3	103, 134		DI	$(INTE) \leftarrow 0$	96, 138
Bit operation	RB j	$(Mj(DP)) \leftarrow 0$ j = 0  to  3	101, 134		EI SNZO	(INTE) ← 1 V10 = 0: (EXF0) = 1 ?	96, 138 105, 138
	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	109, 134		SNZ1	After skipping, (EXF0) $\leftarrow 0$ V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) $\leftarrow 0$	105, 138
ariso ation	SEAM SEA n	(A) = (M(DP)) ? (A) = n ?	105, 134 105, 134		SNZ10	l12 = 1 : (INT0) = "H" ? l12 = 0 : (INT0) = "L" ?	106, 138
	Ва	n = 0 to 15 (PCL) ← a6–a0	93, 136		SNZI1	I22 = 1 : (INT1) = "H" ? I22 = 0 : (INT1) = "L" ?	106, 138
ion	BL p, a	(PCH) ← p (PCL) ← a6–a0	93, 136	Interrupt operation	TAV1	$(A) \leftarrow (V1)$	118, 138
Branch o	BLA p	(PCH) ← p (PCL) ← (DR2–DR0, A3–A0)	93, 136	Interrupt (	TV1A TAV2	$(V1) \leftarrow (A)$ (A) $\leftarrow (V2)$	128, 138
	BM a	(SP) ← (SP) + 1	94, 136		TV2A	(V2) ← (A)	128, 138
c	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$		TAI1 TI1A	$(A) \leftarrow (I1)$ $(I1) \leftarrow (A)$	114, 138 123, 138		
Subroutine operation	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	94, 136		TAI2 TI2A	$(A) \leftarrow (I2)$ $(I2) \leftarrow (A)$	114, 138
Subroi	BMLA p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	94, 136		TAI3	$(A_0) \leftarrow (I_{30}), (A_{3}-A_{1}) \leftarrow 0$	114, 138
		$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$			ТІЗА	(I30) ← (A0)	123, 138
	RTI	$(PC) \leftarrow (SK(SP))$	103, 136		TPAA	$(PA_0) \leftarrow (A_0)$	126, 138
		$(SP) \leftarrow (SP) - 1$	103, 130		TAW1	$(A) \leftarrow (W1)$	119, 138
	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	103, 136	ration	TW1A	(W1) ← (A)	129, 138
Return operation	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	103, 136	Timer operation	TAW2 TW2A	$(A) \leftarrow (W2)$ $(W2) \leftarrow (A)$	119, 138 129, 138
Return					TAW3	$(A) \gets (W3)$	119, 138
					ТѠЗА	(W3) ← (A)	129, 138

### **INDEX LIST OF INSTRUCTION FUNCTION (continued)**

Note: p is 0 to 63 for M34524M8,

p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Group- ing	Mnemonic	F INSTRUCTION FUNCT Function	Page		Group- ing	Mnemonic	Function	Page
ing	TAW4	(A) ← (W4)	119, 13	3	ing	T4HAB	(R4H7–R4H4) ← (B)	110, 140
							$(R4H_3-R4H_0) \leftarrow (A)$	
	TW4A	$(W4) \leftarrow (A)$	129, 13	3				
						TR1AB	(R17–R14) ← (B)	127, 140
	TAW5	$(A) \leftarrow (W5)$	120, 14	)			(R13–R10) ← (A)	
	TW5A	(W5) ← (A)	130, 14			TR3AB	(R37–R34) ← (B)	128, 140
		(110) ( 11)	100, 14			INGAD	(R33–R30) ← (A)	120, 140
	TAW6	$(A) \leftarrow (W6)$	121, 14	5				
						T4R4L	(T47−T44) ← (R4L7−R4L4)	111, 140
	TW6A	$(W6) \leftarrow (A)$	130, 14	2			$(T43\text{-}T40) \leftarrow (R4L3\text{-}R4L0)$	
	TABPS	$(B) \leftarrow (TPS7-TPS4)$	113, 14		ы	TLCA	$(LC) \leftarrow (A)$	125, 140
		$(A) \leftarrow (TPS_3 - TPS_0)$			Timer operation			
					do ,	SNZT1	V12 = 0: (T1F) = 1 ?	107, 142
	TPSAB	$(RPS7-RPS4) \leftarrow (B)$	126, 14	0	imer		After skipping, (T1F) $\leftarrow 0$	
		$(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$			-	SNZT2		107, 142
		$(TPS3-TPS0) \leftarrow (A)$				SINZIZ	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0	107, 142
							,, , , , , , , , , , , , , , , ,	
	TAB1	(B) ← (T17–T14)	111, 140			SNZT3	V20 = 0: (T3F) = 1 ?	107, 142
		(A) ← (T13–T10)					After skipping, (T3F) $\leftarrow$ 0	
	T1AB	(R17–R14) ← (B)	109, 14			SNZT4	V23 = 0: (T4F) = 1 ?	108, 142
atio		$(T17-T14) \leftarrow (B)$	100, 14	, I		5NZ14	After skipping, (T4F) $\leftarrow 0$	100, 142
oper		(R13–R10) ← (A)					······	
Timer operation		(T13−T10) ← (A)				SNZT5	V21 = 0: (T5F) = 1 ?	108, 142
Ē	TADO						After skipping, (T5F) $\leftarrow$ 0	
	TAB2	$(B) \leftarrow (T27 - T24)$ $(A) \leftarrow (T23 - T20)$	111, 140	)		IAP0	(A) ← (P0)	97, 142
		(1) (120 120)						01, 112
	T2AB	(R27–R24) ← (B)	110, 14			OP0A	$(P0) \leftarrow (A)$	99, 142
		(T27−T24) ← (B)						
		$(R23-R20) \leftarrow (A)$				IAP1	$(A) \leftarrow (P1)$	97, 142
		(T23−T20) ← (A)				OP1A	(P1) ← (A)	99, 142
	ТАВЗ	(B) ← (T37–T34)	112, 14					
		(A) ← (T33–T30)			Input/Output operation	IAP2	$(A) \leftarrow (P2)$	97, 142
	TOAD		110 11		ber	0.000		400 440
	ТЗАВ	(R37–R34) ← (B) (T37–T34) ← (B)	110, 14		out c	OP2A	(P2) ← (A)	100, 142
		$(R33-R30) \leftarrow (A)$			Outp	IAP3	(A) ← (P3)	97, 142
		(T33–T30) ← (A)			put/	-		
					Ē	ОРЗА	(P3) ← (A)	100, 142
	TAB4	$(B) \leftarrow (T47-T44)$	112, 14					00.440
		(A) ← (T43–T40)				IAP4	(A) ← (P4)	98, 142
	T4AB	(R4L7–R4L4) ← (B)	110, 14			OP4A	(P4) ← (A)	100, 142
		(T47−T44) ← (B)						
		$(R4L3\text{-}R4L0) \leftarrow (A)$						
		(T43–T40) ← (A)						

### **INDEX LIST OF INSTRUCTION FUNCTION (continued)**



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

U0 (0 U1 (0	$(D) \leftarrow 1$ $(D(Y)) \leftarrow 0$ (Y) = 0  to  9 $(D(Y)) \leftarrow 1$ (Y) = 0  to  9 (D(Y)) = 0 ? (Y) = 0  to  9 $(C) \leftarrow 0$ $(C) \leftarrow 1$ $(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$ $(PU1) \leftarrow (A)$	94, 142 102, 142 104, 142 109, 142 102, 142 104, 142 104, 142 117, 142 126, 142 117, 142	-	Serial I/O operation	TAL1 TL1A TL2A TABSI TSIAB SST SNZSI TAJ1	$\begin{array}{l} (A) \leftarrow (L1) \\ (L1) \leftarrow (A) \\ (L2) \leftarrow (A) \\ \hline \\ (B) \leftarrow (SI7\text{-}SI4) \ (A) \leftarrow (SI3\text{-}SI0) \\ (SI7\text{-}SI4) \leftarrow (B) \ (SI3\text{-}SI0) \leftarrow (A) \\ (SIOF) \leftarrow 0 \\ Serial I/O \ starting \\ \hline \\ V23=0: \  (SIOF)\text{=}1? \\ After \ skipping, \  (SIOF) \leftarrow 0 \\ (A) \leftarrow (J1) \end{array}$	116, 144 124, 144 124, 144 113, 144 128, 144 108, 144 107, 144 115, 144
U0 ( 0A ( U1 (	$\begin{array}{l} (Y) = 0 \text{ to } 9 \\ (D(Y)) \leftarrow 1 \\ (Y) = 0 \text{ to } 9 \\ (D(Y)) = 0 \text{ ?} \\ (Y) = 0 \text{ to } 9 \\ (C) \leftarrow 0 \\ (C) \leftarrow 0 \\ (C) \leftarrow 1 \\ (A) \leftarrow (PU0) \\ (PU0) \leftarrow (A) \\ (A) \leftarrow (PU1) \end{array}$	104, 142 109, 142 102, 142 104, 142 117, 142 126, 142 117, 142		Serial I/O operation	TL2A TABSI TSIAB SST SNZSI	$\begin{array}{l} (L2) \leftarrow (A) \\ \\ (B) \leftarrow (SI7-SI4) \ (A) \leftarrow (SI3-SI0) \\ (SI7-SI4) \leftarrow (B) \ (SI3-SI0) \leftarrow (A) \\ \\ (SIOF) \leftarrow 0 \\ \\ Serial \ I/O \ starting \\ \\ V23=0: \ (SIOF)=1? \\ \\ After \ skipping, \ (SIOF) \leftarrow 0 \end{array}$	124, 144 113, 144 128, 144 108, 144 107, 144
U0 ( 0A ( U1 (	$\begin{array}{l} (Y) = 0 \text{ to } 9 \\ (D(Y)) \leftarrow 1 \\ (Y) = 0 \text{ to } 9 \\ (D(Y)) = 0 \text{ ?} \\ (Y) = 0 \text{ to } 9 \\ (C) \leftarrow 0 \\ (C) \leftarrow 0 \\ (C) \leftarrow 1 \\ (A) \leftarrow (PU0) \\ (PU0) \leftarrow (A) \\ (A) \leftarrow (PU1) \end{array}$	104, 142 109, 142 102, 142 104, 142 117, 142 126, 142 117, 142		Serial I/O operation	TL2A TABSI TSIAB SST SNZSI	$\begin{array}{l} (L2) \leftarrow (A) \\ \\ (B) \leftarrow (SI7-SI4) \ (A) \leftarrow (SI3-SI0) \\ (SI7-SI4) \leftarrow (B) \ (SI3-SI0) \leftarrow (A) \\ \\ (SIOF) \leftarrow 0 \\ \\ Serial \ I/O \ starting \\ \\ V23=0: \ (SIOF)=1? \\ \\ After \ skipping, \ (SIOF) \leftarrow 0 \end{array}$	124, 144 113, 144 128, 144 108, 144 107, 144
, , , , , , , , , , , , , , , , , , ,	$(D(Y)) \leftarrow 1$ (Y) = 0  to  9 (D(Y)) = 0 ? (Y) = 0  to  9 $(C) \leftarrow 0$ $(C) \leftarrow 1$ $(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$	109, 142 102, 142 104, 142 117, 142 126, 142 117, 142		Serial I/O operation	TABSI TSIAB SST SNZSI	$\begin{array}{l} (B) \leftarrow (SI7\text{-}SI4) \ (A) \leftarrow (SI3\text{-}SI0) \\ (SI7\text{-}SI4) \leftarrow (B) \ (SI3\text{-}SI0) \leftarrow (A) \\ (SIOF) \leftarrow 0 \\ Serial I/O \ starting \\ V23=0: \ (SIOF)\text{=}1? \\ After \ skipping, \ (SIOF) \leftarrow 0 \end{array}$	113, 144 128, 144 108, 144 107, 144
U0 ( 0A ( U1 (	$\begin{array}{l} (Y) = 0 \ \text{to } 9 \\ (D(Y)) = 0 \ ? \\ (Y) = 0 \ \text{to } 9 \\ (C) \leftarrow 0 \\ (C) \leftarrow 1 \\ (A) \leftarrow (PU0) \\ (PU0) \leftarrow (A) \\ (A) \leftarrow (PU1) \end{array}$	109, 142 102, 142 104, 142 117, 142 126, 142 117, 142		Serial I/O operation	TABSI TSIAB SST SNZSI	$\begin{array}{l} (B) \leftarrow (SI7\text{-}SI4) \ (A) \leftarrow (SI3\text{-}SI0) \\ (SI7\text{-}SI4) \leftarrow (B) \ (SI3\text{-}SI0) \leftarrow (A) \\ (SIOF) \leftarrow 0 \\ Serial I/O \ starting \\ V23=0: \ (SIOF)\text{=}1? \\ After \ skipping, \ (SIOF) \leftarrow 0 \end{array}$	113, 144 128, 144 108, 144 107, 144
U0 ( 0A ( U1 (	$\begin{array}{l} (Y) = 0 \ \text{to } 9 \\ (D(Y)) = 0 \ ? \\ (Y) = 0 \ \text{to } 9 \\ (C) \leftarrow 0 \\ (C) \leftarrow 1 \\ (A) \leftarrow (PU0) \\ (PU0) \leftarrow (A) \\ (A) \leftarrow (PU1) \end{array}$	102, 142 104, 142 117, 142 126, 142 117, 142			TSIAB SST SNZSI	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$ $(SIOF) \leftarrow 0$ Serial I/O starting V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow 0$	128, 144 108, 144 107, 144
, ( , ( , ( , ( , ( , ( , ( , ( , ( , (	$(Y) = 0 \text{ to } 9$ $(C) \leftarrow 0$ $(C) \leftarrow 1$ $(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$	102, 142 104, 142 117, 142 126, 142 117, 142			SST SNZSI	$(SIOF) \leftarrow 0$ Serial I/O starting V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow 0$	108, 144 107, 144
, ( , ( , ( , ( , ( , ( , ( , ( , ( , (	$(Y) = 0 \text{ to } 9$ $(C) \leftarrow 0$ $(C) \leftarrow 1$ $(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$	102, 142 104, 142 117, 142 126, 142 117, 142			SST SNZSI	$(SIOF) \leftarrow 0$ Serial I/O starting V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow 0$	108, 144 107, 144
, ( U0 ( 0A ( U1 (	$(C) \leftarrow 0$ $(C) \leftarrow 1$ $(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$	104, 142 117, 142 126, 142 117, 142			SNZSI	Serial I/O starting V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow$ 0	107, 144
U0 ( 0A ( U1 (	$(C) \leftarrow 1$ $(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$	104, 142 117, 142 126, 142 117, 142			SNZSI	Serial I/O starting V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow$ 0	107, 144
UO ( 0A ( U1 (	$(C) \leftarrow 1$ $(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$	104, 142 117, 142 126, 142 117, 142				V23=0: (SIOF)=1? After skipping, (SIOF) ← 0	
U0 ( 0A ( U1 (	$(A) \leftarrow (PU0)$ $(PU0) \leftarrow (A)$ $(A) \leftarrow (PU1)$	117, 142 126, 142 117, 142				After skipping, (SIOF) $\leftarrow 0$	
0A (	(PU0) ← (A) (A) ← (PU1)	126, 142 117, 142			TAJ1		115, 144
0A (	(PU0) ← (A) (A) ← (PU1)	126, 142 117, 142			TAJ1	(A) ← (J1)	115, 144
U1 (	(A) ← (PU1)	117, 142			IAJI	$(A) \leftarrow (JI)$	115, 144
U1 (	(A) ← (PU1)	117, 142					
					TJ1A	$(J1) \leftarrow (A)$	123, 144
1A (	(PU1) ← (A)						
1A (	$(PU1) \gets (A)$	400 110			TABAD	In A-D conversion mode ,	112, 146
		126, 142				$(B) \leftarrow (AD_9 - AD_6)$	
0	(A) ← (K0)	124, 144				$(A) \leftarrow (AD5-AD2)$ In comparator mode,	
	$(N) \to (N)$	124, 144				$(B) \leftarrow (AD7-AD4)$	
A (	(K0) ← (A)	115, 144				$(A) \leftarrow (AD_3 - AD_0)$	
1 (	$(A) \gets (K1)$	124, 144			TALA	$(A3, A2) \leftarrow (AD1, AD0)$	116, 146
	(124) . (A)	445 444				(A1, A0) ← 0	
A (	(K1) ← (A)	115, 144			TADAB	(AD7–AD4) ← (B)	114, 146
2	(A) ← (K2)	124, 144			1, (0, (0	$(AD_3 - AD_0) \leftarrow (A)$	114, 140
		,					
A (	$({\sf K2}) \leftarrow ({\sf A})$	115, 144		L	ADST	$(ADF) \leftarrow 0$	92, 146
				ratio		A-D conversion starting	
0A (	$(FR0) \leftarrow (A)$	122, 144		obe	SNZAD	V22 = 0: (ADF) = 1 ?	106, 146
1A	(FR1) ← (A)	122, 144		A-D operation	UNZAD	After skipping, (ADF) $\leftarrow 0$	100, 140
	( , ( ,	,					
2A (	$(FR2) \leftarrow (A)$	122, 144			TAQ1	$(A) \leftarrow (Q1)$	117, 146
	/ <b></b>						
3A (	(FR3) ← (A)	122, 144			IQ1A	(Q1) ← (A)	127, 146
ж	Ceramic resonator selected	95, 144			TAQ2	$(A) \leftarrow (Q2)$	117, 146
							,
	RC oscillator selected	95, 144			TQ2A	$(Q2) \leftarrow (A)$	127, 146
к I	<i></i>						
	$(A) \leftarrow (MR)$	116, 144			TAQ3	$(A) \leftarrow (Q3)$	118, 146
		405 444			ТОЗА	$(O3) \leftarrow (A)$	127, 146
R	$(MR) \leftarrow (\Delta)$	1725 1/1/1					121, 140
2/ 3/	A ( A ( C (	A $(FR2) \leftarrow (A)$ A $(FR3) \leftarrow (A)$ C Ceramic resonator selected RC oscillator selected $(A) \leftarrow (MR)$	A $(FR2) \leftarrow (A)$ 122, 144A $(FR3) \leftarrow (A)$ 122, 144A $(FR3) \leftarrow (A)$ 122, 144CCeramic resonator selected95, 144ARC oscillator selected95, 144 $(A) \leftarrow (MR)$ 116, 144	A $(FR2) \leftarrow (A)$ 122, 144A $(FR3) \leftarrow (A)$ 122, 144A $(FR3) \leftarrow (A)$ 122, 144CCeramic resonator selected95, 144ARC oscillator selected95, 144 $(A) \leftarrow (MR)$ 116, 144	A $(FR2) \leftarrow (A)$ 122, 144A $(FR3) \leftarrow (A)$ 122, 144CCeramic resonator selected95, 144RC oscillator selected95, 144 $(A) \leftarrow (MR)$ 116, 144	A $(FR2) \leftarrow (A)$ 122, 144TAQ1A $(FR3) \leftarrow (A)$ 122, 144TQ1AA $(FR3) \leftarrow (A)$ 122, 144TQ1ACCeramic resonator selected95, 144TAQ2CRC oscillator selected95, 144TQ2A $(A) \leftarrow (MR)$ 116, 144TAQ3	A(FR2) $\leftarrow$ (A)122, 144TAQ1(A) $\leftarrow$ (Q1)A(FR3) $\leftarrow$ (A)122, 144TQ1A(Q1) $\leftarrow$ (A)Ceramic resonator selected95, 144TAQ2(A) $\leftarrow$ (Q2)Coscillator selected95, 144TQ2A(Q2) $\leftarrow$ (A)(A) $\leftarrow$ (MR)116, 144TAQ3(A) $\leftarrow$ (Q3)

### **INDEX LIST OF INSTRUCTION FUNCTION (continued)**



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## **INDEX LIST OF INSTRUCTION FUNCTION (continued)**

Group- ing	Mnemonic	Function	Page
	NOP	$(PC) \gets (PC) + 1$	99, 146
	POF	Transition to clock operating mode	101, 146
	POF2	Transition to RAM back-up mode	101, 146
	EPOF	POF, POF2 instructions valid	96, 146
	SNZP	(P) = 1 ?	106, 146
Other operation	DWDT	Stop of watchdog timer function enabled	96, 146
Other of	WRST	(WDF1) = 1 ? After skipping, (WDF1) ← 0	130, 146
	RBK*	When TABP p instruction is executed, $P_6 \leftarrow 0$	102, 146
	SBK*	When TABP p instruction is executed, $P_6 \leftarrow 1$	104, 146
	SVDE	At power down mode, voltage drop detection circuit valid	108, 146

Note: \*(RBK, SBK) cannot be used in the M34524M8.



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 1 0 n n n n <sub>2</sub> 0 6 n <sub>16</sub>	words 1	cycles 1	_	Overflow = 0	
		1	I		Overnow = 0	
Operation:	$(A) \leftarrow (A) + n$	Grouping: Arithmetic operation				
	n = 0 to 15	Description	: Adds the v	/alue n in	the immediate field to	
			-		a result in register A.	
				-	g CY remains unchanged.	
					ction when there is no	
					t of operation. struction when there is	
					t of operation.	
	conversion STart)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 1 1 1 1 1 2 9 F 10	words	cycles	i lug o i	Onp condition	
		1	1	-	_	
Operation:	$(ADF) \leftarrow 0$	Grouping:	A-D conve	rsion opera	ation	
•	$Q_{13} = 0$ : A-D conversion starting				onversion completion	
	Q13 = 1: Comparator operation starting	flag ADF, and the A-D conversion at the A-D				
	(Q13 : bit 3 of A-D control register Q1)	conversion mode $(Q13 = 0)$ or the compara-				
					comparator mode (Q13	
			= 1) is star	ted.		
	noumulator and Mamon ()					
Alvi (Add ad Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	Flag C1	Skip condition	
ooue	0 0 0 0 0 0 1 0 1 0 2 0 0 A <sub>16</sub>	1	1	-	_	
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation		
•					f M(DP) to register A.	
					egister A. The contents	
			of carry fla	g CY rema	ains unchanged.	
AMC (Add	accumulator, Memory and Carry)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	5		
	16	1	1	0/1	-	
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic	operation		
-	$(CY) \leftarrow Carry$		: Adds the c	contents o	f M(DP) and carry flag	
			CY to regis	ster A. Sto	res the result in regis-	
			ter A and c	arry flag C	Y.	



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

AND (logic	al AND between accumulator and memory)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 0 0 0 2 0 1 8 16	words 1	cycles 1	_		
Operation	$(\Lambda) \leftarrow (\Lambda) \Lambda ND (M(DD))$	Grouping:	Arithmetic			
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping: Arithmetic operation Description: Takes the AND operation between the con-				
			tents of r	egister A	and the contents of e result in register A.	
B a (Branc	n to address a)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
coue	0 1 1 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub> 1 <sup>8</sup> <sub>+a</sub> a <sub>16</sub>	1	1	-	_	
Operation:	$(PCL) \leftarrow a6 \text{ to } a0$	Grouping:	Branch op	eration		
•		Description	· · · · · ·		: Branches to address	
		Note:	a in the ide Specify the including th	e branch a	ddress within the page	
BL p, a (Br Instruction	anch Long to address a in page p)	Number of	Number of	Flag CY	Skip condition	
code	0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p1 <sub>16</sub>	words	cycles			
	1 p6 p5 a6 a5 a4 a3 a2 a1 a0 $\begin{array}{c} 2 & p \\ +p & +a \end{array}$ a 16	2	2	_	_	
		Grouping:	Branch op		· Propohoo to addroop	
Operation:	$(PCH) \leftarrow p$ $(PCL) \leftarrow a6 to a0$	Description	a in page p		: Branches to address	
		Note:	p is 0 to 63	3 for M345 24MC,ar	24M8, and p is 0 to 95 nd p is 0 to 127 for	
BIAn (Bra	nch Long to address (D) + (A) in page p)					
Instruction	$D_9$ $D_0$	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 0 0 0 0 2 0 1 0 <sub>16</sub>	words 2	cycles 2			
	1 p6 p5 p4 0 0 p3 p2 p1 p0 2 <sup>2</sup> +p p p <sub>16</sub>			<u> </u>		
Operation		Grouping: Description	Branch op		: Branches to address	
Operation:	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Description	(DR2 DR1	DR0 A3 A	2 A1 A0)2 specified by	
		Note:		3 for M345 24MC,ar	bage p. 24M8, and p is 0 to 95 ad p is 0 to 127 for	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

BM a (Brar	ch and Mark to address a in page 2	2)					
Instruction	D9 D0	I	Number of	Number of	Flag CY	Skip condition	
code	0 1 0 a6 a5 a4 a3 a2 a1 a0	2 1 a a 16	words	cycles			
			1	1	-	_	
Operation:	$(SP) \leftarrow (SP) + 1$		Grouping:	Subroutine	call opera	ation	
-	$(SK(SP)) \leftarrow (PC)$		Description: Call the subroutine in page 2 : Calls the				
	(PCH) ← 2			subroutine	at addres	s a in page 2.	
	(PCL) ← a6–a0		Note:	Subroutine	e extendir	ig from page 2 to an-	
						be called with the BM	
						arts on page 2.	
						the stack because the	
				maximum i	evel of sub	routine nesting is 8.	
BML p, a (	Branch and Mark Long to address a	a in page p)					
Instruction	D9 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 <sup>C</sup> <sub>+p</sub> p 16		words	cycles			
		2 p	2	2	-	-	
	1 p6 p5 a6 a5 a4 a3 a2 a1 a0	05   d6   d5   d4   d3   d2   d1   d0   <sub>2</sub>  +p   +a   d   <sub>16</sub>		Subroutine	call opera	ation	
Operation:	$(SP) \leftarrow (SP) + 1$		Grouping: Description			Calls the subroutine at	
operation	$(SK(SP)) \leftarrow (PC)$			address a in page p.			
	$(PCH) \leftarrow p$		Note:			24M8, and p is 0 to 95	
	$(PCL) \leftarrow a_{6}-a_{0}$			for M3452	24MC, ar	nd p is 0 to 127 for	
				M34524ED	).		
						the stack because the	
				maximum l	evel of sub	routine nesting is 8.	
BMLA p (B	ranch and Mark Long to address (D	0) + (A) in page p	o)				
Instruction	D9 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1 0 0 0	2 0 3 0 16	words	cycles			
		$\begin{array}{c c} 2 \\ +p \\ p \\ p \\ 16 \end{array}$	2	2	-	-	
	1 p6 p5 p4 0 0 p3 p2 p1 p0	2 +p p p 16	Grouping:	Subroutine	call opera	ation	
Operation:	$(SP) \leftarrow (SP) + 1$			: Call the su	broutine :	Calls the subroutine at	
-	$(SK(SP)) \leftarrow (PC)$		address (DR2 DR1 DR0 A3 A2 A1 A0)2 speci-				
	$(PCH) \leftarrow p$			fied by registers D and A in page p.			
	$(PCL) \gets (DR2\text{-}DR0, A3\text{-}A0)$		Note:	•		4M8, and p is 0 to 95 for	
					· ·	to 127 for M34524ED.	
					Be careful not to over the stack because the maximum level of subroutine nesting is 8.		
				maximum			
CLD (CLea	· ,						
Instruction	D9 D0		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 1 0 0 1	2 0 1 1	1	1	_	_	
			1	l	_	-	
Operation:	(D) ← 1		Grouping:	Input/Outp	ut operatio	n	
			Description	: Sets (1) to	port D.		



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Instruction					
	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 0 0 1 C 16	words	cycles		
	0 0 0 0 0 1 1 1 0 0 <sub>2</sub> 0 1 C <sub>16</sub>	1	1	-	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
•		Description			mplement for register
		-	A's conten	ts in registe	er A.
CMCK (Clo	ock select: ceraMic oscillation ClocK)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 0 2 9 A <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	Ceramic oscillation circuit selected	Grouping:	Other oper	ation	
-		Description			oscillation circuit and
		stops the ring oscillator.			
CRCK (Clo	ck select: Rc oscillation ClocK)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 1 <sub>2</sub> 2 9 B <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	RC oscillation circuit selected	Crouning	Other oper	i ion	
Operation.		Grouping:         Other operation           Description:         Selects the RC oscillation circuit and stops			
		Description	. 0010013 111		ation chout and stops
			the ring os	cillator.	
			the ring os	cillator.	
			the ring os	cillator.	
			the ring os	cillator.	
			the ring os	cillator.	
			the ring os	cillator.	
DEY (DEcr	ement register Y)		the ring os	cillator.	
DEY (DEcr Instruction	ement register Y)	Number of	the ring os	cillator.	Skip condition
· · ·	D9 D0 D0 1 0 1 1 1 0 1 7	Number of words			
Instruction			Number of		Skip condition (Y) = 15
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	words 1	Number of cycles	Flag CY	
Instruction	D9 D0 D0 1 0 1 1 1 0 1 7	words 1 Grouping:	Number of cycles 1 RAM addre	Flag CY –	(Y) = 15
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	words 1	Number of cycles 1 RAM addre : Subtracts	Flag CY – esses 1 from the	(Y) = 15 contents of register Y.
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	words 1 Grouping:	Number of cycles 1 RAM addre : Subtracts As a resu	Flag CY – esses 1 from the t of subtra	(Y) = 15 contents of register Y. action, when the con-
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	words 1 Grouping:	Number of cycles 1 RAM addre : Subtracts As a resu tents of reg	Flag CY – esses 1 from the it of subtra gister Y is 2	(Y) = 15 contents of register Y. action, when the con- 15, the next instruction
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	words 1 Grouping:	Number of cycles 1 RAM addre Subtracts As a resul tents of reg is skipped.	Flag CY – esses 1 from the t of subtra gister Y is 2 When the	(Y) = 15 contents of register Y. action, when the con- 15, the next instruction contents of register Y
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	words 1 Grouping:	Number of cycles 1 RAM addre Subtracts As a resul tents of reg is skipped.	Flag CY – esses 1 from the t of subtra gister Y is 2 When the	(Y) = 15 contents of register Y. action, when the con- 15, the next instruction



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DI (Disable	Interrupt)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
coue	0 0 0 0 0 0 0 0 1 0 0 2 0 4 16	1	1	-	_	
Operation:	$(INTE) \leftarrow 0$	Grouping:	Interrupt c	ontrol oper	ation	
operation.		Grouping: Interrupt control operation Description: Clears (0) to interrupt enable flag INTE, and				
			disables th		-	
		Note:			by executing the DI in-	
			struction a	fter execut	ing 1 machine cycle.	
	sable WatchDog Timer)					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 0 0 1 1 1 0 0 <sub>2</sub> 2 9 C <sub>16</sub>	1	1	_	_	
Operation:	Stop of watchdog timer function enabled	Grouping: Other operation				
		Description	•	-	timer function by the after executing the	
			DWDT ins		alter exceding the	
EI (Enable Instruction	D9 D0	Number of	Number of	Elog CV	Skin condition	
code		words	cycles	Flag CY	Skip condition	
	0 0 0 0 0 0 0 1 0 1 2 0 0 3 16	1	1	-	_	
Operation:	$(INTE) \leftarrow 1$	Grouping:	Interrupt c	ontrol oper	ation	
-		Description	: Sets (1) to	interrupt	enable flag INTE, and	
			enables th			
		Note:	•		by executing the EI in- ing 1 machine cycle.	
			Siluction a		ing i machine cycle.	
EPOF (Ena	able POF instruction)					
Instruction		Number of words	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 1 1 0 1 1 <sub>2</sub> 0 5 B <sub>16</sub>	1	cycles 1			
				_	_	
Operation:	POF instruction, POF2 instruction valid	Grouping:	Other oper			
		Description			te after POF or POF2	
			instruction struction.	valid by e	xecuting the EPOF in-	
			Struction.			
		1				



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

IAP0 (Input	Accumulator from port P0)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
COUE	1 0 0 1 1 0 0 0 0 0 0 0 1 <sub>2</sub> 2 6 0 <sub>16</sub>	1	1	-	-
Operation:	(A) ← (P0)	Grouping:	Input/Outp	ut operatio	n
•••••		<b>Description:</b> Transfers the input of port P0 to register A.			
	Accumulator from port P1)				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A) \leftarrow (P1)$	Grouping:	Input/Outp		
					port P1 to register A.
IAP2 (Input	Accumulator from port P2)				
Instruction code	D9 D0 1 0 0 1 1 0 0 0 1 0 2 2 6 2 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A) \leftarrow (P2)$	Grouping:	Input/Outp		
		Description		ine input of	port P2 to register A.
	t Accumulator from port P3)	1			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 1 <sub>2</sub> 2 6 3 <sub>16</sub>	1	1	-	-
Operation:	(A) ← (P3)	Grouping: Description	Input/Outp : Transfers t		n <sup>;</sup> port P3 to register A.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

IAP4 (Inpu	t Accumulator from port P4)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 1 0 0 1 0 0 <sub>2</sub> 2 6 4 <sub>16</sub>	words 1	cycles 1	_				
Operation:	(A) ← (P4)	Grouping	Input/Outp					
Operation.	$(A) \leftarrow (F4)$	Grouping: Description	Input/Outp : Transfers t		f port P4 to register A.			
INY (INcrei	ment register Y)							
Instruction code	D9 D0 D0 1 0 1 3	Number of words	Number of cycles	Flag CY	Skip condition			
		1	1	-	(Y) = 0			
Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addre	esses				
		Description	: Adds 1 to t	he content	s of register Y. As a re-			
			sult of addition, when the contents of					
			-		e next instruction is ontents of register Y is			
					ction is executed.			
				loxt motio				
LA n (Load	I n in Accumulator)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles					
		1	1	-	Continuous description			
Operation:	$(A) \gets n$	Grouping:	Arithmetic	operation				
	n = 0 to 15	<b>Description:</b> Loads the value n in the immediate field to						
			register A.		tions are continuously			
					d, only the first LA in-			
					uted and other LA			
			instructio	ns code	d continuously are			
			skipped.					
LXY x, y (L	.oad register X and Y with x and y)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16	words	cycles					
		1	1	-	Continuous description			
Operation:	$(X) \leftarrow x x = 0 \text{ to } 15$	Grouping:	RAM addre	esses				
	$(Y) \leftarrow y \ y = 0 \text{ to } 15$	Description	: Loads the	value x in	the immediate field to			
			-		alue y in the immediate			
				-	/hen the LXY instruc-			
					y coded and executed,			
			-		struction is executed uctions coded continu-			
			ously are s					



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

LZ z (Load	register Z with z)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 z1 z0 2 0 4 <sup>8</sup> <sub>+Z</sub> 16	1	1	-	_
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping:	RAM addre	esses	
			: Loads the register Z.	value z in	the immediate field to
NOP (No C	(Peration)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	<b>0 0 0 0 0 0 0 0 0 0</b>	1	1	-	-
Operation:	$(PC) \leftarrow (PC) + 1$	Grouping:	Other oper	ation	
		Description			1 to program counter nain unchanged.
	put port P0 from Accumulator)		1		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 0 0 0 0 <sub>2</sub> 2 2 0 <sub>16</sub>	1	1	-	_
Operation:	(P0) ← (A)	Grouping:	Input/Outp		n s of register A to port
		Description	P0.	ie content	
OP1A (Out	put port P1 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 0 0 1 2 2 1 10	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	_
Operation:	(P1) ← (A)	Grouping: Description	Input/Outp i: Outputs th P1.		n s of register A to port



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

OP2A (Out	tput port P2 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1     0     0     1     0     0     1     0     2     2     2     2	words 1	cycles 1	_	-	
Operation:	$(P2) \leftarrow (A)$	Grouping:	Input/Outp			
Operation:	$(P2) \leftarrow (A)$				s of register A to port	
			P2.			
OP3A (Out	tput port P3 from Accumulator)	1				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 0 0 0 1 1 <sub>2</sub> 2 2 3 <sub>16</sub>	words	cycles			
		1	1	-	-	
Operation:	$(P3) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n	
		Description		ne content	s of register A to port	
			P3.			
	tput port P4 from Accumulator)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
couc	<u>1 0 0 0 1 0 0 1 0 0 1 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1</u>	1	1	_	_	
Operation:	$(P4) \leftarrow (A)$	Grouping: Input/Output operation Description: Outputs the contents of register A to port				
		Description	P4.	le content	s of register A to port	
OR (logica	OR between accumulator and memory)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	words	cycles			
		1	1	-	-	
Operation:	$(A) \leftarrow (A) \text{ OR } (M(DP))$	Grouping:	Arithmetic	operation		
		Description: Takes the OR operation between the con				
				-	and the contents of	
			wi(DP), and	u stores th	e result in register A.	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

POF (Powe	er OFf1)				
Instruction code	D9 D0 0 0 0 0 0 0 0 0 1 0 0 0 2 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	Transition to clock operating mode	Grouping: Description Note:	executing ing the EP If the EPOF executing	ystem in cl the POF ir OF instruc instruction this instruct	lock operating state by instruction after execut- tion. In is not executed before ction, this instruction is instruction.
POF2 (Pow	ver OFf2)				
Instruction code	D9 D0 0 0 0 0 0 1 0 0 0 2 0 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	Transition to RAM back-up mode	Grouping:	Other oper		
		Description:       Puts the system in RAM back-up state executing the POF2 instruction after ecuting the EPOF instruction.         Note:       If the EPOF instruction is not executed befere executing this instruction, this instruction equivalent to the NOP instruction.			
RAR (Rotat	te Accumulator Right)				
Instruction code	D9 D0 0 0 0 0 0 1 1 1 0 1 2 0 1 D <sub>16</sub>	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	0/1	_
Operation:	→CY)→A3A2A1A0	Grouping: Description		bit of the co	ontents of register A in- of carry flag CY to the
RB j (Reset	t Bit)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(Mj(DP)) \leftarrow 0$ j = 0 to 3	Grouping: Description		the conter	nts of bit j (bit specified e immediate field) of



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

RBK (Rese	et Bank flag)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
	0 0 0 1 0 0 0 0 0 0 0 2 0 4 0 16	1	1	-	_	
Operation:	When TABP p instruction is executed, $P_6 \leftarrow 0$	Grouping:	Other oper	ration		
		Description	: Sets refer	ring data a	area to pages 0 to 63	
		Notes This is			ruction is executed. d in M34524M8.	
		Note. This if	ISTIUCTION Can		u III 10343241010.	
RC (Reset						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
		1	1	0	_	
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmetic			
Operation.	$(01) \leftarrow 0$				a CY.	
		<b>Description:</b> Clears (0) to carry flag CY.				
RCP (Rese	,	1	1	, , , , , , , , , , , , , , , , , , ,		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 0 0 0 1 1 0 0 <sub>2</sub> 2 8 C <sub>16</sub>	1	1	_		
		1	ľ			
Operation:	$(C) \leftarrow 0$	Grouping: Input/Output operation				
		<b>Description:</b> Clears (0) to port C.				
RD (Reset	port D specified by register Y)	1				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 1 0 0 2 0 1 4 16	words	cycles			
		1	1	-	-	
Operation:	$(D(Y)) \leftarrow 0$	Grouning				
	$(D(t)) \leftarrow 0$ However,	Grouping: Input/Output operation Description: Clears (0) to a bit of port D specified by reg-				
	(Y) = 0  to  9	ister Y.				



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

RT (ReTurr	n from subroutine)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 16	words 1	cycles 2	-	_	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration		
•	$(SP) \leftarrow (SP) - 1$				outine to the routine	
			called the s	subroutine		
RTI (ReTur	n from Interrupt)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	$(PC) \gets (SK(SP))$	Grouping: Return operation				
	$(SP) \leftarrow (SP) - 1$	Description			upt service routine to	
			main routir Returns ea		f data pointer (X, Y, Z),	
					, NOP mode status by	
					ption of the LA/LXY in-	
					and register B to the	
			states just	before inte	errupt.	
	rn from subroutine and Skip)	1				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 0 1 0 1 1 0 1 1 0 4 5 16	1	2	-	Skip at uncondition	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration		
	$(SP) \leftarrow (SP) - 1$	Description			outine to the routine	
			called the struction a		, and skips the next in-	
			struction a	t unconalit	011.	
SB j (Set B	it)					
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
Operation:	$(Mj(DP)) \leftarrow 1$	Grouping:	Bit operation			
	j = 0 to 3	<b>Description:</b> Sets (1) the contents of bit j (bit specified by				
			the value j	in the imm	ediate field) of M(DP).	



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SBK (Set B	Bank flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 0 0 0 1 2 0 4 1 16	words	cycles		
		1	1	-	-
Operation:	When TABP p instruction is executed, P6 $\leftarrow$ 1	Grouping:	Other oper	ation	
		Note: This in	when the T struction can	ABP p inst not be use	ea to pages 64 to 127 ruction is executed. d in M34524M8. area is pages 64 to 95.
SC (Set Ca	rry flag)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	1	_
Operation:	(CY) ← 1	Grouping:	Arithmetic	operation	
		Description	: Sets (1) to	carry flag (	CY.
SCP (Set P	Port C)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 1 1 0 1 2 2 8 D <sub>16</sub>	words 1	cycles 1	_	_
Operation:	(C) ← 1	Grouping:	Input/Outp		n
			: Sets (1) to		
SD (Set po	rt D specified by register Y)	1			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
coue	0 0 0 0 0 1 0 1 0 1 2 0 1 5 16	1	1	-	_
Operation:	$(D(Y)) \leftarrow 1$	Grouping:	Input/Outp	ut operatio	n
operation.	(Y) = 0  to  9	Description			t D specified by regis-



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SEA n (Skip	Equal, Accumulator with immediate data n)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 0 1 2 0 2 5	words	cycles			
		2	2	-	(A) = n	
	0 0 0 1 1 1 n n n n <sub>2</sub> 0 7 n <sub>16</sub>	Grouping:	Compariso	n operatio	n	
Operation:	(A) = n ?	Description	: Skips the	next instr	uction when the con-	
	n = 0 to 15			-	equal to the value n in	
			the immedi			
					struction when the con-	
			in the imme		not equal to the value n	
SEAM (Skip	Equal, Accumulator with Memory)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 1 1 0 2 0 2 6 16	words	cycles			
		1	1	-	(A) = (M(DP))	
Operation:	(A) = (M(DP)) ?	Grouping:	Compariso			
		Description	•		uction when the con-	
			M(DP).	lister A is e	equal to the contents of	
			( )	he next ins	struction when the con-	
			tents of r	egister A	is not equal to the	
			contents of	f M(DP).		
SNZ0 (Skip	if Non Zero condition of external 0 interrupt reques	t flag)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 0 0 0 2 0 3 8 16	1	1	_	V10 = 0: (EXF0) = 1	
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping:	Interrupt of			
	After skipping, (EXF0) $\leftarrow$ 0 V10 = 1: SNZ0 = NOP	Description			os the next instruction rupt request flag EXF0	
	(V10 : bit 0 of the interrupt control register V1)				clears (0) to the EXF0	
	(				0 flag is "0," executes	
			the next in		0	
			When V10	= 1 : This	instruction is equiva-	
			lent to the	NOP instru	uction.	
	if Non Zero condition of external 1 interrupt reques					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 0 0 1 2 0 3 9 16	1	1	-	V11 = 0: (EXF1) = 1	
Operation:	V11 = 0: (EXF1) = 1 ?	Grouping:	Interrupt or			
oporationi	After skipping, (EXF1) $\leftarrow 0$	Description			os the next instruction	
	V11 = 1: SNZ1 = NOP	when external 1 interrupt request flag EXF				
(V11 : bit 1 of the interrupt control register V1)			is "1." After skipping, clears (0) to the EX			
			-		1 flag is "0," executes	
			the next in			
					instruction is equiva-	
			lent to the	NOP Instru	icuon.	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SNZAD (SI	kip if Non Zero condition of A-D conversion completi	on flag)					
Instruction code	D9 D0 1 0 1 0 0 0 0 1 1 1 2 8 7 40	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	_	V22 = 0: (ADF) = 1		
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A-D conve	rsion oper	ation		
	After skipping, (ADF) $\leftarrow$ 0	<b>Description:</b> When V22 = 0 : Skips the next instruction					
	V22 = 1: SNZAD = NOP		when A-D	conversio	n completion flag ADF		
	(V22 : bit 2 of the interrupt control register V2)		is "1." Afte	r skipping	, clears (0) to the ADF		
			flag. When	the ADF f	lag is "0," executes the		
			next instru				
					s instruction is equiva-		
			lent to the	NOP instru	uction.		
· · ·	o if Non Zero condition of external 0 Interrupt input	,					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 1 1 0 1 0 <sub>2</sub> 0 3 A <sub>16</sub>	1	1		I12 = 0 : (INT0) = "L"		
		I	I	_	112 = 0 (INT0) = L 112 = 1 : (INT0) = "H"		
Operation:	I12 = 0 : (INT0) = "L" ?	Grouping:	Interrupt op				
	I12 = 1 : (INT0) = "H" ?	Description			s the next instruction		
	(I12 : bit 2 of the interrupt control register I1)				T0 pin is "L." Executes		
			the next instruction when the lev				
		pin is "H." When I12 = 1 : Skips the next instru					
					TO pin is "H." Executes		
					when the level of INTO		
			pin is "L."				
SNZI1 (Ski	o if Non Zero condition of external 1 Interrupt input	pin)					
Instruction		Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 1 1 1 0 1 1 <sub>2</sub> 0 3 B <sub>16</sub>	words	cycles				
		1	1	_	l22 = 0 : (INT1) = "L" l22 = 1 : (INT1) = "H"		
Operation:	I22 = 0 : (INT1) = "L" ?	Grouping: Interrupt operation					
	I22 = 1 : (INT1) = "H" ?	Description			s the next instruction		
	(I22 : bit 2 of the interrupt control register I2)				T1 pin is "L." Executes		
		the next instruction when the lev pin is "H."			when the level of INT I		
			•	= 1 : Skin	s the next instruction		
					T1 pin is "H." Executes		
			the next in	struction v	when the level of INT1		
			pin is "L."				
	o if Non Zero condition of Power down flag)						
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 0 0 0 1 1 2 0 0 3 16	1	1	_	(P) = 1		
			•		(• ) = •		
Operation:	(P) = 1 ?	Grouping:	Other oper				
		<b>Description:</b> Skips the next instruction when the P flag is					
			"1".		5 //		
				ping, the	P flag remains un-		
			changed.	ho novt :	actruction when the D		
			flag is "0."	ine next ll	nstruction when the P		
			1149 13 U.				
		1					



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SNZSI (Ski	p if Non Zero condition of Seria	I I/o inte	rrupt re	ques	st flag)					
Instruction code	D9 1 0 1 0 0 0 1 0 0			, ]	Number of words	Number of cycles	Flag CY	Skip condition		
	1 0 1 0 0 0 1 0 0	0 2 2	2 8 8	16	1	1	_	V23 = 0: (SIOF) = 1		
Operation:	V23 = 0: (SIOF) = 1 ?				Grouping:	Serial I/O c	peration			
•	After skipping, (SIOF) $\leftarrow 0$				Description			os the next instruction		
	V23 = 1: SNZSI = NOP							rupt request flag SIOF		
	(V23 = bit 3 of interrupt control register	er V2)						clears (0) to the SIOF		
								flag is "0," executes		
						the next ins	struction.			
						When V23	= 1 : This	instruction is equiva-		
						lent to the I	NOP instru	uction.		
	ip if Non Zero condition of Time	r 1 interi	rupt req	uest		I	ſ			
Instruction	D9			_	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 1 0 0 0 0 0 0	0 2	2 8 0	) 16						
					1	1	-	V12 = 0: (T1F) = 1		
Operation:	V12 = 0: (T1F) = 1 ?				Grouping:	Timer oper	ation	I		
-	After skipping, $(T1F) \leftarrow 0$ V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)				Description			os the next instruction		
						when time	r 1 interru	pt request flag T1F is		
						"1." After skipping, clears (0) to				
						flag. When the T1F flag is "0," executes				
						next instru				
								s instruction is equiva-		
						lent to the	NOP instru	uction.		
SNZT2 (Sk	ip if Non Zero condition of Time	r 2 interi	rupt req	uest	flag)		-			
Instruction	D9	D0			Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 0 0 0 0 0	$ 1 _{2}$	2 8 1	16	words	cycles				
					1	1	-	V13 = 0: (T2F) = 1		
Operation:	V13 = 0: (T2F) = 1 ?				Grouping:	Timer oper	ation			
	After skipping, (T2F) $\leftarrow$ 0				<b>Description:</b> When V13 = 0 : Skips the next instruction					
	V13 = 1: SNZT2 = NOP					when time	r 2 interru	pt request flag T2F is		
	(V13 = bit 3 of interrupt control register	er V1)					11 0	clears (0) to the T2F		
						-		lag is "0," executes the		
						next instru				
								s instruction is equiva-		
						lent to the	NOP Instri	uction.		
SNZT3 (Sk	ip if Non Zero condition of Time	r 3 interi	rupt req	uest	flag)					
Instruction	D9	D0			Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 0 0 0 1	0 2 2	2 8 2	2 16	words	cycles				
					1	1	-	V20 = 0: (T3F) = 1		
Operation:	V20 = 0: (T3F) = 1 ?				Grouping:	Timer oper	ation	•		
	After skipping, (T3F) $\leftarrow$ 0				<b>Description:</b> When $V_{20} = 0$ : Skips the next instruction					
	$V_{20} = 1$ : SNZT3 = NOP			when timer 3 interrupt request flag T3F is						
	(V20 = bit 0 of interrupt control register	er V2)						clears (0) to the T3F		
						•		lag is "0," executes the		
						next instru				
								s instruction is equiva-		
						lent to the	NOP instri	uction.		



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SNZT4 (Sk	p if Non Zero condition of Time	4 inerrupt reque	est f	flag)						
Instruction	D9	D0		Number of	Number of	Flag CY	Skip condition			
code	1 0 1 0 0 0 0 1	1 2 8 3	7	words	cycles					
			_16	1	1	-	V23 = 0: (T4F) = 1			
Operation:	V23 = 0: (T4F) = 1 ?			Grouping: Timer operation						
	After skipping, (T4F) $\leftarrow 0$			<b>Description:</b> When $V23 = 0$ : Skips the next instruction						
	$V_{23} = 1$ : SNZT4 = NOP			when timer 4 interrupt request flag T4F						
	(V23 = bit 3 of interrupt control register	r V2)					clears (0) to the T4F			
	(	,				lag is "0," executes the				
				next instru						
					When V23	= 1 : This	s instruction is equiva-			
					lent to the					
		<u> </u>		(1 )						
	p if Non Zero condition of Time		est			I	l			
Instruction	D9	D0	_	Number of	Number of	Flag CY	Skip condition			
code	1 0 1 0 0 0 1 0	0 2 8 4	16	words	cycles					
				1	1	-	V21 = 0: (T5F) = 1			
Operation:	V21 = 0: (T5F) = 1 ?			Grouping:	Timer oper	ation				
-	After skipping, (T5F) $\leftarrow 0$		<b>Description:</b> When $V21 = 0$ : Skips the next instruction							
	V21 = 1: SNZT5 = NOP		_	when time	r 5 interru	pt request flag T5F is				
	(V21 = bit 1 of interrupt control register	r V2)		"1." After skipping, clears (0) to the T5F						
					flag. When	the T5F f	ag is "0," executes the			
					next instru	ction.				
					When V21	= 1 : This	s instruction is equiva-			
					lent to the	NOP instru	uction.			
SST (Seria	i/o transmission/reception STar	t)								
Instruction	D9	D0		Number of	Number of	Flag CY	Skip condition			
code	1 0 1 0 0 1 1 1 1	0 2 9 E	16	words	cycles					
		1	1	-	-					
Operation:	$(SIOF) \leftarrow 0$			Grouping:	Serial I/O (					
operation	Serial I/O transmission/reception start			Grouping: Serial I/O operation Description: Clears (0) to SIOF flag and starts serial I/O.						
				Decemption						
SVDE (Set	Voltage Detector Enable flag)									
Instruction		Do		Number of	Number of	Flag CY	Skip condition			
code			٦	words	cycles	I lag C I				
COUE	1 0 1 0 0 1 0 0 1	1 2 9 3	16	1	1	_	_			
Operation:	At power down mode, voltage drop de	tection circuit valid		Grouping:	Other oper	ation				
				Description			e drop detection circuit			
							k operating mode and			
					KAIVI DACK-	-up moae)	when VDCE pin is "H".			



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SZB j (Skip	o if Zero, Bit)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
COUE	0 0 0 0 1 0 0 j j <sub>2</sub> 0 2 j <sub>16</sub>	1	1	-	(Mj(DP)) = 0 j = 0 to 3	
Operation:	(Mj(DP)) = 0 ?	Grouping:	Bit operatio	on	<b>, , , , , , , , , ,</b>	
-	i = 0 to 3				uction when the con-	
					cified by the value j in	
					of M(DP) is "0."	
					struction when the con-	
			tents of bit	j of M(DP)	is "1."	
				,		
	if Zero, Carry flag)		1			
Instruction		Number of	Number of	Flag CY	Skip condition	
code	$0 0 0 0 1 0 1 1 1 1 _{2} 0 2 F_{16}$	words	cycles			
		1	1	-	(CY) = 0	
Oneration		Crouning	Arithmatia	onorotion		
Operation:	(CY) = 0 ?	Grouping: Description	Arithmetic		uction when the con-	
		Description	•			
		tents of carry flag CY is "0." After skipping, the CY flag remains un-				
		changed.				
			-	he next ins	struction when the con-	
			tents of the			
SZD (Skip	if Zero, port D specified by register Y)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	i lug O i	Onp condition	
ooue	0 0 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 0	2	2	_	(D(Y)) = 0	
	0 0 0 0 1 0 1 0 1 1 <sub>2</sub> 0 2 B <sub>16</sub>				(Y) = 0 to 7	
Operation:	(D(Y)) = 0?	Grouping:	Input/Outp			
	(Y) = 0 to 7	Description			ction when a bit of port or Y is "0." Executes the	
					the bit is "1."	
	nsfer data to timer 1 and register R1 from Accumula	, °	, ,			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	1     0     0     1     1     0     0     0     0     2     2     3     0     16	1	-	_		
			1	_	-	
Operation:	(T17−T14) ← (B)	Grouping:	Timer oper			
	$(R17-R14) \leftarrow (B)$	Description			nts of register B to the	
	(T13−T10) ← (A)		0		imer 1 and timer 1 re-	
	$(R13-R10) \leftarrow (A)$		-		nsfers the contents of	
		register A to the low-order 4 bits of timer 1				
			and timer ?	1 reload re	gister R1.	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

T2AB (Tra	nsfer data to timer 2 and register R2 from Accumula	tor and reg	ister B)			
Instruction		Number of	Number of	Flag CY	Skip condition	
code	<u>1 0 0 0 1 1 0 0 0 1 <sub>2</sub> 2 3 1</u> <sub>16</sub>	words	cycles 1	_		
Operation:	(T27−T24) ← (B)	Grouping:	Timer oper			
	$(R27-R24) \leftarrow (B)$	Description			ts of register B to the	
	$(T23-T20) \leftarrow (A)$		0		imer 2 and timer 2 re-	
	(R23–R20) ← (A)		-		nsfers the contents of order 4 bits of timer 2	
			and timer 2			
				Teloau re		
	nsfer data to timer 3 and register R3 from Accumula					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
couc	1 0 0 0 1 1 0 0 1 0 <sub>2</sub> 2 3 2 <sub>16</sub>	1	1	-	_	
		Grouping:	Timer oper	ation		
Operation:	(T37–T34) ← (B) (R37–R34) ← (B)				ts of register B to the	
	$(T33-T30) \leftarrow (A)$	Decemption			imer 3 and timer 3 re-	
	$(R33-R30) \leftarrow (A)$	load register R3. Transfers the contents				
			-		order 4 bits of timer 3	
			and timer 3	8 reload re	gister R3.	
T4AB (Trai	nsfer data to timer 4 and register R4L from Accumul	ator and re	aister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	Ũ	•	
		1	1	-	-	
Operation:	(T47−T44) ← (B)	Grouping: Timer operation				
-	$(R4L7-R4L4) \leftarrow (B)$				ts of register B to the	
	$(T43-T40) \leftarrow (A)$		high-order	4 bits of t	imer 4 and timer 4 re-	
	$(R4L_3-R4L_0) \leftarrow (A)$		load registe	er R4L. Tra	ansfers the contents of	
			register A t	to the low-	order 4 bits of timer 4	
			and timer 4	reload re	gister R4L.	
T4HAB (Tr	ansfer data to register R4H from Accumulator and re	egister B)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 0 1 1 0 1 1 <sub>2</sub> 2 3 7 <sub>16</sub>	1	1			
				-	-	
Operation:	(R4H7–R4H4) ← (B)	Grouping:	Timer oper			
	$(R4H_3-R4H_0) \leftarrow (A)$	Description			nts of register B to the	
			•		imer 4 and timer 4 re-	
			load register R4H. Transfers the conte			
		register A to the low-order 4 bits of timer 4				
			and timer 4	reload re	gister R4H.	



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

T4R4L (Tra	ansfer data to timer 4 from register R4L)							
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition			
code	1 0 1 0 0 1 0 1 1 1 <sub>2</sub> 2 9 7 <sub>16</sub>		cycles					
		1	1	_	_			
Operation:	$(T47-T44) \leftarrow (R4L7-R4L4)$	Grouping: Timer operation						
	$(T43\text{-}T40) \leftarrow (R4L3\text{-}R4L0)$	<b>Description:</b> Transfers the contents of reload register R4L to timer 4.						
				el 4.				
TAR (Trans	sfer data to Accumulator from register B)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (B)$	Grouping:	Register to	o register ti	ansfer			
		<b>Description:</b> Transfers the contents of register B to reg-						
			ister A.					
	pefer data to Appumulator and register P from timer	1)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	1.69.01				
	2 16	1	1	-	-			
Operation:	(B) ← (T17–T14)	Grouping: Timer operation						
	(A) ← (T13–T10)			-	der 4 bits (T17–T14) of			
			timer 1 to i		der 4 bits (T13–T10) of			
			timer 1 to					
TAB2 (Tran	nsfer data to Accumulator and register B from timer	2)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1     0     0     1     1     1     0     0     1     1     2     7     1	words	cycles	5				
		1	1	-	-			
Operation:	(B) ← (T27–T24)	Grouping:	Timer oper	ration				
	(A) ← (T23–T20)	Description		-	der 4 bits (T27–T24) of			
		timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of						
			timer 2 to					



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAB3 (Trai	nsfer data to Accumulator and register B from timer	3)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 1 1 0 0 1 0 <sub>2</sub> 2 7 2 <sub>16</sub>	words 1	cycles 1	-	_		
Operation:	(B) ← (T37-T34) (A) ← (T33-T30)	Grouping: Description	timer 3 to r	the high-or register B. the low-or	der 4 bits (T37–T34) of der 4 bits (T33–T30) of		
TAB4 (Trai	nsfer data to Accumulator and register B from timer	4)					
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	-		
Operation:	(B) ← (T47–T44) (A) ← (T43–T40)	Grouping:       Timer operation         Description:       Transfers the high-order 4 bits (T47-7) timer 4 to register B.         Transfers the low-order 4 bits (T43-7) timer 4 to register A.					
TABAD (Tr Instruction code	ransfer data to Accumulator and register B from regi D9 D0 1 0 0 1 1 1 1 0 0 1 2 2 7 9 16	ster AD) Number of words	Number of cycles	Flag CY	Skip condition		
Operation:	In A-D conversion mode (Q13 = 0), (B) $\leftarrow$ (AD9-AD6) (A) $\leftarrow$ (AD5-AD2) In comparator mode (Q13 = 1), (B) $\leftarrow$ (AD7-AD4) (A) $\leftarrow$ (AD3-AD0) (Q13 : bit 3 of A-D control register Q1)	Grouping: Description	: In the A-D of fers the h register AD der 4 bits register A. transfers th	1       -       -         A-D conversion operation       In the A-D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order			
TABE (Tra	nsfer data to Accumulator and register B from regist	er E)	1 5110 (7120				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1	Number of cycles 1	Flag CY	Skip condition		
Operation:	(B) ← (E7–E4) (A) ← (E3–E0)	Grouping: Descriptior		the high-c to register	order 4 bits (E7–E4) of B, and low-order 4 bits		



## 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TABP p (T	rans	fer c	lata	to Acc	cum	ulato	r and	regi	ste	r B fr	om Pro	gram mem	ory in page	ep)	
Instruction	D9							D0				Number of	Number of	Flag CY	Skip condition
code	0	0	1	0 p5	p4	рз	p2 p1	ро		0 8 +0	p 16	words	cycles		
	L-	-		-		11			2 L	-   +L	<u>P</u> 16	1	3	-	-
<b>O</b>	(05											Grouping:	Arithmetic	operation	
Operation:		$(\mathbf{C}) \leftarrow (\mathbf{C})$				Ι	Descri	ption	Tra	ansfer	s bits 7 to	4 to register	B and bits 3 t	o 0 to regi	ster A. These bits 7 to 0
		(SP)		(PC)									s (DR2 DR1 D	R0 A3 A2 A	A1 A0)2 specified by reg-
	`	Эн) ←	•	2–DR0,	A						and D in p as which	can be referre	ed as follows:		
	•	,	•			.0)			aft	er the	SBK inst	ruction: 64 to	127		
	$(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$						after the RBK instruction: 0 to 63 after system is released from reset or returned from power down: 0 to 63.								
	$(A) \leftarrow (ROM(PC))_{3=0}$ $(PC) \leftarrow (SK(SP))$						Note <sup>.</sup> r	o is 0 t							s 0 to 127 for M34524ED.
	`	,) ← ') ← (	• •	<i>,,</i>		-									ack because 1 stage of
	(31	)←	(37)	- 1			5	stack r	egis	ster is	used.				-
TABPS (Tr	ansf	er d	ata	to Acc	umu	lato	r and	regis	ster	Bfro	om Pres	Scaler)			
Instruction	D9							D0				Number of	Number of	Flag CY	Skip condition
code	1	0	0	1 1	1	0	1 0	1	_ [	2 7	5 16	words	cycles		
									2 L	I	16	1	1	-	-
Operation:	(B)	← (T	PS7-	-TPS4)								Grouping:	Timer oper	ation	
oporation	• •	•		-TPS0)											-order 4 bits (TPS7-
	(, ,)	. (.										Decemption			r to register B, and
															ler 4 bits (TPS3–TPS0)
								of prescale	er to regist	er A.					
	nofe	vr.de	to t	0 1 001	mul	otor	and r	ogiat	or	D fro	m rogio	tor SI)			
TABSI (Tra					mu	alui	anu i	-	ei	БПО	in regis	· · · · · · · · · · · · · · · · · · ·	Number		Olda sea d'itien
Instruction	D9	1							Г			Number of words	Number of cycles	Flag CY	Skip condition
code	1	0	0	1 1	1	1	0 0	0	2 L	2 7	8 16	1	-		
													1	_	_
Operation:	(B)	← (S	SI7–S	<b> </b> 4)								Grouping:	Serial I/O d	peration	
•		(S) →													rder 4 bits (SI7-SI4) of
	. ,			,								-		-	SI to register B, and
														-	der 4 bits (SI3-SI0) of
													serial I/O r	egister SI	to register A.
														•	-
TAD (Trans	sfer	data	to A	Accum	ulat	or fro	om re	aiste	r D	)					
Instruction	D9							D0		,		Number of	Number of	Flag CY	Skip condition
code		1		1 0	4	0	0 0		Г	0 5		words	cycles	i lug o i	
coue	0	0	0	1 0	1	0	0 0	1	2 L	0 5	1 16	1	1	_	_
Operation:	(A2	-A0)	← (C	DR2-DR	0)							Grouping:	Register to	register t	ransfer
•	(Аз	, ) ← (	)		,							Description	: Transfers	the conter	nts of register D to the
												•			Ao) of register A.
												Note:			on is executed, "0" is
															3) of register A.
														- (* *	, 0
												1			



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TADAB (Tr	ansfer data to register AD from Accumulator from re	egister B)			
Instruction code	D9 D0 1 0 0 0 1 1 1 0 0 1 2 3 9 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 1 1 0 0 1 2 2 5 3 16	1	1	-	_
Operation:	(AD7–AD4) ← (B) (AD3–AD0) ← (A)	Grouping: Description	struction is In the com fers the com high-order register, a the low-ord tor register	conversion equivalent parator m contents 4 bits (AD nd the con der 4 bits (A	ation mode (Q13 = 0), this in- to the NOP instruction. node (Q13 = 1), trans- of register B to the 07-AD4) of comparator ntents of register A to AD3-AD0) of compara- ontrol register Q1)
TAI1 (Trans	sfer data to Accumulator from register I1)				
Instruction code	D9 D0 1 0 0 1 0 1 0 0 1 1 2 2 5 3 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(A) \leftarrow (I1)$	Grouping: Description	Interrupt op Transfers register I1	the conter	nts of interrupt control A.
IAIZ (Trans	sfer data to Accumulator from register I2)	Number of	Number of		Olvin equalities
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	Flag CY	Skip condition
Operation:	(A) ← (I2)	Grouping:	Interrupt or	peration	
				the conter	nts of interrupt control A.
TAI3 (Trans	sfer data to Accumulator from register I3)				
Instruction code	D9 D0 1 0 0 1 0 1 0 1 0 1 2 5 5 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(A₀) ← (I3₀)	Grouping:	Interrupt op	peration	
	(A3–A1) ← 0	<b>Description:</b> Transfers the contents of interrupt control register I3 to the lowermost bit (Ao) of register A.			
					executed, "0" is stored A1) of register A.



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAJ1 (Tran	nsfer data to Accumulator from register J1)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1     0     0     1     0     0     0     1     0     2     2     4     2	words	cycles				
		1	1	-	-		
Operation:	$(A) \leftarrow (J1)$	Grouping: Serial I/O operation					
					ts of serial I/O control		
			register J1	to register	· A.		
TAK0 (Trar	nsfer data to Accumulator from register K0)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 0 1 0 1 1 0 <sub>2</sub> 2 5 6 <sub>16</sub>	words	cycles				
		1	1	-	-		
Operation:	(A) ← (K0)	Grouping:	Input/Outp	ut operatio	in		
					nts of key-on wakeup		
			control reg	ister K0 to	register A.		
TAK1 (Tran	nsfer data to Accumulator from register K1)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1     0     0     1     0     1     1     0     0     1       2     2     5     9     16	words	cycles				
		1	1	-	-		
Operation:	$(A) \leftarrow (K1)$	Grouping:	Input/Outp	ut operatio	n		
		Description			nts of key-on wakeup		
		control register K1 to register A.					
TAK2 (Trai	nsfer data to Accumulator from register K2)						
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 1 0 1 1 0 1 0 <u>1</u> 0 <u>2</u> <u>2 5 A</u>	1	1	_	_		
Operation:	$(A) \leftarrow (K2)$	Grouping:	Input/Outp	-			
		Description			nts of key-on wakeup		
			control reg		register A.		



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAL1 (Trar	nsfer data to Accumulator from register L1)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 0 1 0 1 0 <sub>2</sub> 2 4 A <sub>16</sub>	1	1	-	_	
Operation:	(A) ← (L1)	Grouping:	LCD contro	ol operatio	n	
		Description	i: Transfers register A.		control register L1 to	
TALA (Tra	nsfer data to Accumulator from register LA)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1     0     0     1     0     0     1     2     4     9	words 1	cycles 1	_	_	
Onenetiens		0			- 11	
Operation:	(A3, A2) ← (AD1, AD0) (A1, A0) ← 0	Grouping: Description	A-D conversion operation Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (A3, A2) of register A. After this instruction is executed, "0" is			
		Note:	stored to the low-order 2 bits (A register A.			
TAM j (Tra	nsfer data to Accumulator from Memory)					
Instruction code	D9 D0 1 0 1 1 0 0 j j j j 2 2 C j 16	Number of words	Number of cycles	Flag CY	Skip condition	
	0	1	1	_	-	
Operation:	$(A) \gets (M(DP))$	Grouping:	RAM to re	gister trans	sfer	
	(X) ← (X)EXOR(j) j = 0 to 15	Description	register A performed j in the im	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the re- sult in register X.		
	nsfer data to Accumulator from register MR)					
Instruction		Number of	Number of	Flag CY	Skip condition	
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	-	_	
Operation:	(A) ← (MR)		Grouping:         Clock operation           Description:         Transfers the contents of clock ister MR to register A.			



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAPU0 (Tra	ansfer data to Accumulator from register PU0)				
Instruction code	D9 D0 1 0 0 1 0 1 0 1 1 1 2 5 7 16	Number of words	Number of cycles	Flag CY	Skip condition
	16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1	-	-
Operation:	$(A) \leftarrow (PU0)$	Grouping:	Input/Outp		
		Description	: Transfers register PL		nts of pull-up control ter A.
	ansfer data to Accumulator from register PU1)	i	1	1	
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A) \leftarrow (PU1)$	Grouping:	Input/Outp		
		Description	: Transfers register PL		nts of pull-up control ter A.
TAQ1 (Trai	nsfer data to Accumulator from register Q1)		1		
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(A) \leftarrow (Q1)$	Grouping:	A-D conve		
		Description	ter Q1 to re		ts of A-D control regis-
TAQ2 (Trai	nsfer data to Accumulator from register Q2)				
Instruction code	D9 D0 1 0 0 1 0 0 1 0 1 0 1 2 4 5 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	ration:       (A) ← (Q2)       Grouping:       A-D conversion operation         Description:       Transfers the contents of A-D ter Q2 to register A.				



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAQ3 (Tra	nsfer data to Accumulator from register Q3)					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 1 0 0 0 1 1 <sub>2</sub> 2 4 6 <sub>16</sub>	1	1	-	-	
Operation:	(A) ← (Q3)	Grouping: Description	A-D conve Transfers t ter Q3 to re	the conten	ation ts of A-D control regis-	
TASP (Trai	nsfer data to Accumulator from Stack Pointer)					
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	_	
Operation:	(A2–A0) ← (SP2–SP0) (A3) ← 0	Grouping:         Register to register transfer           Description:         Transfers the contents of stack pointer (SP to the low-order 3 bits (A2–A0) of register A           Note:         After this instruction is executed, "0" i stored to the bit 3 (A3) of register A.				
TAV1 (Tran	nsfer data to Accumulator from register V1)	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 1 0 1 0 <sub>2</sub> 0 5 4 <sub>16</sub>	words 1	cycles 1	-		
Operation:	(A) ← (V1)	Grouping: Description	Interrupt o Transfers register V1	the conter	nts of interrupt control r A.	
TAV2 (Trar	nsfer data to Accumulator from register V2)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 1 0 1 0 1 0 1 0 1 <sub>2</sub> 0 5 5 <sub>16</sub>	1	1	-	-	
Operation:       (A) ← (V2)       Grouping:       Interrupt operation         Description:       Transfers the contents of interrupt operation         register V2 to register A.						



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAW1 (Tra	nsfer data to Accumulator from register W1)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 0 1 0 1 1 2 2 4 B 16	words	cycles					
		1	1	-	_			
Operation:	$(A) \leftarrow (W1)$	Grouping: Timer operation						
		Description			ts of timer control reg-			
			ister W1 to	register A				
TAW2 (Tra	nsfer data to Accumulator from register W2)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 0 1 1 0 0 <sub>2</sub> 2 4 C <sub>16</sub>	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (W2)$	Grouping:	Timer oper	ration				
		Description			ts of timer control reg-			
		-	ister W2 to	register A				
TAW3 (Tra	nsfer data to Accumulator from register W3)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	Ĵ	•			
		1	1	-	-			
Operation:	$(A) \leftarrow (W3)$	Grouping:	Timer oper	ration				
•		Description			ts of timer control reg-			
			ister W3 to	register A				
TAW4 (Tra	nsfer data to Accumulator from register W4)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 0 1 1 0 <sub>2</sub> 2 4 E <sub>16</sub>	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (W4)$	Grouping:	Timer oper	ration				
					ts of timer control reg-			
			ister W4 to	register A				
		1						



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAW5 (Tra	nsfer data to Accumulator from register W5)				
Instruction code	D9 D0 1 0 0 1 0 0 1 1 1 1 2 2 4 F 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A) \leftarrow (W5)$	Grouping:	Timer oper	ration	
		Descriptior	i: Transfers ister W5 to		ts of timer control reg-
TAW6 (Tra	nsfer data to Accumulator from register W6)	1			
Instruction code	D9 D0 1 0 1 0 0 0 0 2 5 0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(A) \leftarrow (W6)$	Grouping:	Timer oper		
		Descriptior	i: Transfers ister W6 to		ts of timer control reg-
TAX (Trans	sfer data to Accumulator from register X)				
Instruction code	D9 D0 0 0 0 1 0 1 0 0 1 0 2 0 5 2 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(X) \to (A)$	Grouping:	Register to		ransfer its of register X to reg-
		Descriptior	ister A.		
TAY (Trans	fer data to Accumulator from register Y)				
Instruction code	D9 D0 0 0 0 0 0 1 1 1 1 1 0 0 1 F 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(A) \leftarrow (Y)$	Grouping: Descriptior	Register to Transfers t ter A.		ransfer ts of register Y to regis-



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TAZ (Trans	sfer data to Accumulator from register Z)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 1 0 0 5 3	words	cycles 1			
		· ·	1			
Operation:	$(A1,A0) \leftarrow (Z1,Z0)$	Grouping:	Register to			
	$(A_3, A_2) \leftarrow 0$	Description			ts of register Z to the	
		Note:			Ao) of register A. n is executed, "0" is	
		Note.			rder 2 bits (A3, A2) of	
			register A.	0		
	sfer data to register B from Accumulator)	1	1	1		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 0 1 1 1 0 <sub>2</sub> 0 0 E <sub>16</sub>	1	1	_		
		-	•			
Operation:	$(B) \gets (A)$	Grouping:	Register to			
		Description		he content	s of register A to regis-	
			ter B.			
	sfer data to register D from Accumulator)					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 0 1 0 1 2 0 2 9 16	1	1	_	_	
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$	Grouping:         Register to register transfer           Description:         Transfers the contents of the low-order 3				
		Description			er A to register D.	
Instruction	nsfer data to register E from Accumulator and regist	Er B)	Number of	Flag CY	Chip condition	
code	D9 D0 0 0 0 0 0 1 1 0 1 0 0 1 A	words	cycles	Flag C f	Skip condition	
ooue	0 0 0 0 0 1 1 0 1 0 <sub>2</sub> 0 1 A <sub>16</sub>	1	1	-	_	
		<b>O</b> merum im mu	De sister te			
Operation:	(E7–E4) ← (B) (E3–E0) ← (A)	Grouping: Description	Register to	-	anster its of register B to the	
		high-order 4 bits (E7–E4) of register E, and				
		the contents of register A to the low-order 4				
			bits (E3–E	o) of regist	er E.	



## 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TFR0A (Tra	ansfer data to register FR0 from Accumulator)						
Instruction	D9 D0		Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 0 1 0 0 0 2 2 8	16	words	cycles			
		110	1	1	-	-	
Operation:	$(FR0) \leftarrow (A)$		Grouping:	Input/Outp	ut operatio	on	
		Description	: Transfers	the conter	nts of register A to the		
				port output	structure	control register FR0.	
TFR1A (Tra	ansfer data to register FR1 from Accumulator)						
Instruction	D9 D0		Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 0 1 0 1 <sub>2</sub> 2 2 9	16	words	cycles			
		110	1	1	-	-	
Operation:	$(FR1) \leftarrow (A)$		Grouping:	Input/Outp	ut operatio	on	
						nts of register A to the	
IFR2A (113 Instruction	ansfer data to register FR2 from Accumulator)		Number of	Number of		Skip condition	
code		1	words	cycles	Flag CY	Skip condition	
oode	1 0 0 0 1 0 1 0 1 0 <u>1</u> 2 2 A	1	1	-	_		
	(522) (4)		<b>0</b>				
Operation:	$(FR2) \leftarrow (A)$		Grouping:         Input/Output operation           Description:         Transfers the contents of register A to the				
			Decemption			control register FR2.	
						0	
TED2A /Tr	anofor data to register CD2 from Accumulator)						
Instruction	ansfer data to register FR3 from Accumulator)		Number of	Number of	Flag CY	Skip condition	
code	1     0     0     1     0     1     1     1     1	1	words	cycles	r lag C l		
		16	1	1	-	_	
Operation:	$(FR3) \leftarrow (A)$		Grouping: Description	Input/Outp	-	n nts of register A to the	
			Description			control register FR3.	
				pontouipui			



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TI1A (Trans	sfer data to register I1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 1 1 <sub>2</sub> 2 1 7 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(I1) \leftarrow (A)$	Grouping:	Interrupt of	peration	
•		Description			ts of register A to inter-
			rupt contro	l register l	1.
TI2A (Trans	sfer data to register I2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Ŭ	·
		1	1	-	-
Operation:	$(12) \leftarrow (A)$	Grouping:	Interrupt o	Deration	
•••••					ts of register A to inter-
			rupt contro		
	sfer data to register I3 from Accumulator)		Niversite and a		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 0 <sub>2</sub> 2 1 A <sub>16</sub>	1	1	_	
Operation:	(I30) ← (A0)	Grouping:	Interrupt or		
		Description			ts of the lowermost bit
			(A0) of regi I1.	ster A to in	terrupt control register
			11.		
TJ1A (Tran	sfer data to register J1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 0 1 0 2 10 1 <sub>10</sub>	words	cycles		
		1	1	-	-
Operation:	$(J1) \leftarrow (A)$	Grouping:	Serial I/O o	peration	
		Description			s of register A to serial
			I/O control		-



## 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TK0A (Trai	nsfer data to register K0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 1 <sub>2</sub> 2 1 B <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(K0) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	on
•					ts of register A to key-
			on wakeup	control re	gister K0.
TK1A (Trai	nsfer data to register K1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 0 0 <sub>2</sub> 2 1 4 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	on
		Description			ts of register A to key-
			on wakeup	control re	gister K1.
TK2A (Trai	nsfer data to register K2 from Accumulator)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1     0     0     0     1     0     1     0     1     2     1     5	1	1	_	
		1	I		
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	<ol> <li>Transfers</li> <li>on wakeup</li> </ol>		ts of register A to key-
			on wakeup	Control re	
TL1A (Tran	D9 Do Do	Number of	Number of		
code		words	cycles	Flag CY	Skip condition
oouc	1 0 0 0 0 0 1 0 1 0 <u>2</u> 2 0 A <sub>16</sub>	1	1	_	-
Operation:	$(L1) \leftarrow (A)$	Grouping: Description	LCD opera		ts of register A to LCD
control register					
			Ū		



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TL2A (Trar	nsfer data to register L2 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 0 1 0 1 1 2 0 B 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	-
Operation:	(L2) ← (A)	Grouping: Description	LCD opera : Transfers control reg	the conten	ts of register A to LCD
TLCA (Tra	nsfer data to timer LC and register RLC from Accum	ulator)			
Instruction code	D9 D0 1 0 0 0 0 1 1 0 1 2 0 D	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(LC) \leftarrow (A)$ $(RLC) \leftarrow (A)$	Grouping: Description	Timer oper Transfers t LC and rele	he content	ts of register A to timer er RLC.
TMA j (Trai Instruction code	nsfer data to Memory from Accumulator) D9 D0 1 0 1 0 1 1 j j j 2 B j 40	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15	Grouping:RAM to register transferDescription:After transferring the contents of register to M(DP), an exclusive OR operation is per formed between register X and the value in the immediate field, and stores the rest in register X.			
TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(MR) ← (A)	Grouping: Description	Other oper Transfers t control reg	he content	ts of register A to clock



## 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TPAA (Trar	nsfer	data	a to i	regis	ter F	PA fro	om A	٩cc	cumu	ulato	or)						
Instruction	D9								Do					Number of	Number of	Flag CY	Skip condition
code	1	0	1 0	) 1	0	1	0	1	0	2	A	A	16	words	cycles		
									12				116	1	1	-	_
Operation:	(PAo)	) ← (	A0)											Grouping:	Timer oper	ation	
														Description	: Transfers t	he conten	ts of lowermost bit (Ao)
															register A t	o timer co	ntrol register PA.
TPSAB (Tra	ansfe	er da	ata to	o Pre	-Sca	aler	from	N A	ccun	nula	tor	and	d rec	ister B)			
Instruction	D9								D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0 0	) 1	1	0	1	0	1	2	3	5	5 16	words	cycles		
					1				2	·			10	1	1	-	_
Operation:	$(RPS7-RPS4) \leftarrow (B)$					Grouping:	Timer oper	ation									
	(TPS	67–TF	PS4) (	← (B) ← (A)										Description			nts of register B to the
				$\leftarrow$ (A)											high-order reload regi	4 bits of p ster RPS,	rescaler and prescaler and transfers the con-
															tents of re	gister A to	the low-order 4 bits of
															RPS.	and pres	caler reload register
TPU0A (Tra	ansfe	r da	ta to	o regi	ster	PU	) fro	m /	Αссι	ımul	lato	r)		•			
Instruction	D9								D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0 0	) 1	0	1	1	0	1	2	2		)	words	cycles		
														1	1	-	-
Operation:	(PU0	)) ←	(A)											Grouping:	Input/Outp	ut operatio	n
														Description			ts of register A to pull-
															up control	register Pl	JO.
TPU1A (Tra		r da	ta to	o regi	ster	PU	1 fro	m		ımul	lato	r)					
Instruction	D9				1				D0		_	_	_	Number of words	Number of cycles	Flag CY	Skip condition
code	1	0	0 0	) 1	0	1	1	1	0	2	2	E	16	1	1	_	_
Operation:	(PU1	) ←	(A)											Grouping:	Input/Outp		
														Description	up control		ts of register A to pull-
																i egister Pl	



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TQ1A (Trar	nsfer data to register Q1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	1     0     0     0     0     1     0     0     2     2     0     4	1	cycles 1	_	_
Oneration		Crouning			ation
Operation:	$(Q1) \leftarrow (A)$	Grouping: Description	A-D conve Transfers		ts of register A to A-D
			control reg		J
TQ2A (Trar	nsfer data to register Q2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 0 1 <sub>2</sub> 2 0 5 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(Q2) \leftarrow (A)$	Grouping:	A-D conve	rsion opera	ation
		Description	: Transfers control reg		ts of register A to A-D
Instruction	nsfer data to register Q3 from Accumulator)	Number of words	Number of cycles	Flag CY	Skip condition
code	<u>1 0 0 0 0 0 0 1 1 0</u> <sub>2</sub> <u>2 0 6</u> <sub>16</sub>	1	1	-	_
Operation:	$(Q3) \leftarrow (A)$	Grouping:	A-D conve	rsion opera	ation
		Description	: Transfers t control reg		ts of register A to A-D
TR1AB (Tra	ansfer data to register R1 from Accumulator and reg	jister B)			
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 1 1 1 2 2 3 F <sub>16</sub>	1	cycles 1	-	_
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper	ation	
• • •	(R13–R10) ← (A)	Description	<ul> <li>Transfers</li> <li>high-order</li> <li>ter R1, and</li> </ul>	the conten 4 bits (R1: 1 the conte	ts of register B to the r–R14) of reload regis- nts of register A to the –R10) of reload regis-



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TR3AB (Transfer data to register R3 from Accumulator and register B)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 1 1 0 1 1 <sub>2</sub> 2 3 B <sub>16</sub>	words	cycles				
		1	1	-	_		
Operation:	(R37–R34) ← (B)	Grouping:	Timer oper	ation			
	(R33–R30) ← (A)	Description			nts of register B to the		
			-		7–R34) of reload regis-		
					ents of register A to the –R30) of reload regis-		
			ter R3.				
TSIAB (Tra	insfer data to register SI from Accumulator and regis	ster B)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 1 1 0 0 0 <sub>2</sub> 2 3 8 <sub>16</sub>	words	cycles				
		1	1	-	-		
Operation:	$(SI7-SI4) \leftarrow (B)$	Grouping:	Timer oper	ation			
-	$(SI_3-SI_0) \leftarrow (A)$		: Transfers t	the conter	its of register B to the		
		high-order 4 bits (SI7–SI4) of serial I/O reg-					
					fers the contents of		
			serial I/O re		order 4 bits (SI3–SI0) of		
				egietei eii			
TV1A (Trar	nsfer data to register V1 from Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 1 1 1 1 1 1 <sub>2</sub> 0 3 F <sub>16</sub>	words	cycles				
		1	1	-	_		
Operation:	$(V1) \leftarrow (A)$	Grouping:	Interrupt of				
		Description			ts of register A to inter-		
			rupt contro	I register \	/1.		
TV2A (Trar	nsfer data to register V2 from Accumulator)	1	1				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 1 1 1 1 0 <sub>2</sub> 0 3 E <sub>16</sub>						
		1	1	-	-		
Operation:	$(V2) \leftarrow (A)$	Grouping:	Interrupt of				
		Description			ts of register A to inter-		
			rupt contro	I register \	/2.		



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TW1A (Tra	nsfer data to register W1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 0 <sub>2</sub> 2 0 E <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(W1) \leftarrow (A)$	Grouping:	Timer oper	ation	
		Description	: Transfers t	the content	ts of register A to timer
			control reg	ister W1.	
TW2A (Tra	nsfer data to register W2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 1 <sub>2</sub> 2 0 F <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(W2) \leftarrow (A)$	Grouping:	Timer oper	ation	
•					ts of register A to timer
			control reg	ister W2.	
TW3A (Tra	nsfer data to register W3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 0 0 <sub>2</sub> 2 1 0 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(W3) \leftarrow (A)$	Grouping:	Timer oper	ation	
		Description	: Transfers t	the content	ts of register A to timer
			control reg	ister W3.	
TW4A (Tra	nsfer data to register W4 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 0 1 <sub>2</sub> 2 1 1 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(W4) \leftarrow (A)$	Grouping:	Timer oper	ation	
		Description	: Transfers t	the content	ts of register A to timer
			control reg	ister W4.	



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TW5A (Trar	nsfer data to register W5 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1     0     0     0     1     0     0     1     0       2     1     2     1     2     1     2	words 1	cycles 1	-	_	
		Onerminer	Ti			
Operation:	$(W5) \leftarrow (A)$	Grouping:	Timer oper		ts of register A to timer	
			control reg			
TW6A (Tran	nsfer data to register W6 from Accumulator)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	$(W6) \leftarrow (A)$	Grouping:	Timer oper			
		Description	: Transfers t control reg		ts of register A to timer	
	fer data to register Y from Accumulator)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
Code	0 0 0 0 0 0 1 1 0 0 <sub>2</sub> 0 0 C <sub>16</sub>	1	1	-	_	
Operation:	$(Y) \leftarrow (A)$	Grouping: Register to register transfer				
		Description	: Transfers t ter Y.	he content	s of register A to regis-	
WRST (Wat	tchdog timer ReSeT)	•				
Instruction code	D9 D0 1 0 1 0 1 0 0 0 0 0 2 A 0 4	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	(WDF1) = 1	
Operation:	(WDF1) = 1 ? After skipping, (WDF1) $\leftarrow$ 0	Grouping: Description	timer flag V (0) to the V is "0," exe stops the v	next instru WDF1 is "1 WDF1 flag cutes the vatchdog t e WRST ir	uction when watchdog ." After skipping, clears . When the WDF1 flag next instruction. Also, imer function when ex- nstruction immediately uction.	



# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

change Accumulator and Memory data)					
	Number of words	Number of cycles	Flag CY	Skip condition	
	1	1	-	-	
$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer	
$(X) \leftarrow (X) EXOR(j)$	Description	n: After exch	nanging th	ne contents of M(DP)	
j = 0 to 15				egister A, an exclusive	
		•		•	
		and stores	the result	in register X.	
Xchange Accumulator and Memory data and Decrer	nent regist	er Y and sk	ip)		
D9 D0	Number of	Number of	Flag CY	Skip condition	
1 0 1 1 1 1 j j j j 2 F j 1	words	cycles			
	1	1	-	(Y) = 15	
$(A) \leftarrow \rightarrow (M(DP))$	Grouping:				
	Description				
				ormed between regis-	
,				in the immediate field,	
				action, when the con-	
		tents of reg	gister Y is	15, the next instruction	
		is skipped. When the contents of register Y			
change Accumulator and Memory data and Increme	ent register				
D9 D0	Number of	Number of	Flag CY	Skip condition	
	words	cycles			
	1	1	-	(Y) = 0	
$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer	
$(X) \leftarrow (X) EXOR(\mathfrak{j})$	Description				
	with the contents of register A, an exclus OR operation is performed between register X and the value j in the immediate find and stores the result in register X. Adds 1 to the contents of register Y. As a				
$(Y) \leftarrow (Y) + 1$					
		sult of ac	ldition, w	hen the contents of	
	register Y is 0, the next instruction				
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{ c c c c c } \hline D_3 & D_0 & Number of words & Vertex of cycles \\ \hline 1 & 0 & 1 & 1 & 0 & 1 & j & j & j & j & 2 & 2 & D & j & 16 \\ \hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & j & j & j &$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter	r					In	stru	ction		le					er of ds	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal on	Number ( words	Number o cycles	Function
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
	тва	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$
	ΤΑΥ	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
L	ТҮА	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
Register to register transfer	ТЕАВ	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$\begin{array}{l} (E7-E4) \leftarrow (B) \\ (E3-E0) \leftarrow (A) \end{array}$
register	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1	
er to I	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1, A0) \leftarrow (Z1, Z0) \\ (A3, A2) \leftarrow 0 \end{array}$
	ТАХ	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$
	LXY x, y	1	1	х3	X2	X1	<b>X</b> 0	уз	у2	у1	у0	3	х	у	1	1	$\begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array}$
resses	LZ z	0	0	0	1	0	0	1	0	<b>Z</b> 1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$
	TMA j	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0  to  15

### MACHINE INSTRUCTIONS (INDEX BY TYPES)



# 4524 Group

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
-	-	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2-A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
_	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
-	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						-		ction					•		of	f.	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexa no	ade otat		Number ( words	Number o cycles	
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	p5	p4	рз	p2	p1	ро	0	8 +ŗ		1	3	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p (\text{Note}) \\ (\text{PCL}) \leftarrow (\text{DR2-DR0}, \text{A3-A0}) \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))7-4 \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))3-0 \\ (\text{PC}) \leftarrow (\text{SK}(\text{SP})) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \end{array}$
	АМ	0	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(A) \leftarrow (A) + (M(DP))$
ration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
Arit	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) AND (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) \; OR \; (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	$(CY) \leftarrow 1$
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(\overline{A}) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	$(Mj(DP)) \leftarrow 1$ j = 0  to  3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
Bit of	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0 0	0 0	0 0	0 1	1 1	0 1	0 n	1 n	0 n	1 n	0 0			2	2	(A) = n ? n = 0 to 15
	0 to 62 for M2																

### MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Note: p is 0 to 63 for M34524M8,

p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.



# 4524 Group

	\ C	
Skip condition	Carry flag C	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. The pages which can be referred as follows; after the SBK instruction: 64 to 127 after the RBK instruction: 0 to 63 after system is released from reset or returned from power down: 0 to 63.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of $M(DP)$ is "0." Executes the next instruction when the contents of bit j of $M(DP)$ is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. field.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						In	stru	ction	cod	le		1	er of ds	er of es	<b>_</b>
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation	Number of words	Number of cycles	Function
	Ва	0	1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	a2	aı	a0	1 8 a +a	1	1	(PCL) ← a6–a0
ration	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0	0 E p +p	2	2	(РСн) ← p (Note) (РСL) ← a6–a0
Branch operation		1	p6	p5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	a2	<b>a</b> 1	<b>a</b> 0	2 p a +p+a			
Brar	BLA p	0	0	0	0	0	1	0	0	0	0	010	2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	p6	p5	p4	0	0	рз	p2	p1	p0	2 p p +p			
	BM a	0	1	0	<b>a</b> 6	<b>a</b> 5	a4	аз	a2	<b>a</b> 1	<b>a</b> 0	1 a a	1	1	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK(SP)}) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow 2 \\ (\text{PCL}) \leftarrow a6\text{-}a0 \end{array}$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	p1	p0	0 C p +p	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note)
outine c		1	p6	p5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	a2	<b>a</b> 1	<b>a</b> 0	2 p a +p+a			$(PCL) \leftarrow a6-a0$
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	030	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	p6	p5	р4	0	0	рз	p2	p1	p0	2 p p +p			$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0,A3-A0)$
ц	RTI	0	0	0	1	0	0	0	1	1	0	046	1	1	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	044	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1
Retu	RTS	0	0	0	1	0	0	0	1	0	1	045	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1

### **MACHINE INSTRUCTIONS (continued)**

Note: p is 0 to 63 for M34524M8,

p is 0 to 95 for M34524MC and

p is 0 to 127 for M34524ED.



Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
-	-	Branch out of a page : Branches to address a in page p.
_	_	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A ir page p.
_	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	-	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers I and A in page p.
_		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						In	stru	ction	cod	e					er of s	er of	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number o words	Number of cycles	
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	А	1	1	l12 = 1 : (INT0) = "H" ?
																	l12 = 0 : (INT0) = "L" ?
ration	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	В	1	1	I22 = 1 : (INT1) = "H" ?
Interrupt operation																	I22 = 0 : (INT1) = "L" ?
Interi	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	$(A) \leftarrow (V1)$
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	$(V1) \leftarrow (A)$
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(\vee 2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	(A) ← (I1)
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TAI3	1	0	0	1	0	1	0	1	0	1	2	5	5	1	1	(A0) ← (I30), (A3−A1) ← 0
	ТІЗА	1	0	0	0	0	1	1	0	1	0	2	1	А	1	1	(I30) ← (A0)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	A	Α	1	1	(PA0) ← (A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$
sratio	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	$(W2) \leftarrow (A)$
Timer operation	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	$(A) \leftarrow (W3)$
Time	ТѠЗА	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	$(W3) \leftarrow (A)$
	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	$(A) \leftarrow (W4)$
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	$(W4) \leftarrow (A)$



# 4524 Group

Skip condition	Carry flag CY	Datailed description
-	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When $V10 = 0$ : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$ : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	_	When $V11 = 0$ : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When $V11 = 1$ : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	-	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control reg- ister I1)
(INT0) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	-	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control reg- ister I2)
(INT1) = "L" However, I22 = 0	-	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
_	-	Transfers the contents of interrupt control register V1 to register A.
_	-	Transfers the contents of register A to interrupt control register V1.
_	-	Transfers the contents of interrupt control register V2 to register A.
-	_	Transfers the contents of register A to interrupt control register V2.
-	_	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.
-	_	Transfers the contents of interrupt control register I2 to register A.
-	_	Transfers the contents of register A to interrupt control register I2.
-	_	Transfers the contents of interrupt control register I3 to the lowermost bit (Ao) of register A.
-	-	Transfers the contents of the lowermost bit (Ao) of register A to interrupt control register I3.
-	-	Transfers the contents of register A to timer control register PA.
_	-	Transfers the contents of timer control register W1 to register A.
_	-	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W3 to register A.
-	-	Transfers the contents of register A to timer control register W3.
-	-	Transfers the contents of timer control register W4 to register A.
-	-	Transfers the contents of register A to timer control register W4.
	l	1



Parameter			Instruction code												r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number of words	Number o cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	$(A) \leftarrow (W6)$
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	$(W6) \leftarrow (A)$
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$\begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array}$
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$\begin{array}{l} (RPS7-RPS4) \leftarrow (B) \\ (TPS7-TPS4) \leftarrow (B) \\ (RPS3-RPS0) \leftarrow (A) \\ (TPS3-TPS0) \leftarrow (A) \end{array}$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ (T17-T14) $\leftarrow (B)$ (R13-R10) $\leftarrow (A)$ (T13-T10) $\leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$\begin{array}{l} (R27-R24) \leftarrow (B) \\ (T27-T24) \leftarrow (B) \\ (R23-R20) \leftarrow (A) \\ (T23-T20) \leftarrow (A) \end{array}$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	$\begin{array}{l} (R37-R34) \leftarrow (B) \\ (T37-T34) \leftarrow (B) \\ (R33-R30) \leftarrow (A) \\ (T33-T30) \leftarrow (A) \end{array}$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	T4HAB	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7−R4H4) ← (B) (R4H3−R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37–R34) ← (B) (R33–R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47–T40) ← (R4L7–R4L0)
	TLCA	1	0	0	0	0	0	1	1	0	1	2	0	D	1	1	$(LC) \leftarrow (A)$ $(RLC) \leftarrow (A)$



# 4524 Group

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of timer control register W5 to register A.
-	-	Transfers the contents of register A to timer control register W5.
-	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
_	-	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
_	-	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	_	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	-	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
-	-	Transfers the contents of timer 4 reload register R4L to timer 4.
_	_	Transfers the contents of register A to timer LC and timer LC reload register RLC.



Parameter			Instruction code													of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number of words	Number of cycles	Function
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0   V12 = 1: NOP
ion	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0    V13 = 1: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0    V20 = 1: NOP
Time	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V23 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0 V23 = 1: NOP
	SNZT5	1	0	1	0	0	0	0	1	0	0	2	8	4	1	1	V21 = 0: (T5F) = 1 ? After skipping, (T5F) $\leftarrow$ 0 V21 = 1: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	$(A) \leftarrow (P0)$
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	$(P0) \leftarrow (A)$
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	$(A) \leftarrow (P1)$
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A) \leftarrow (P2)$
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	$(P2) \leftarrow (A)$
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A) ← (P3)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P3) ← (A)
	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	$(A) \leftarrow (P4)$
	OP4A	1	0	0	0	1	0	0	1	0	0	2	2	4	1	1	$(P4) \leftarrow (A)$
tion	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
Input/Output operation	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$\begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 9 \end{array}$
ut/Outpr	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$\begin{array}{l} (D(Y)) \leftarrow 1 \\ (Y) = 0 \text{ to } 9 \end{array}$
dul	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ? (Y) = 0 to 7
		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	
	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	$(C) \leftarrow 0$
	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	$(C) \leftarrow 1$
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	$(A) \leftarrow (PU0)$
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	$(PU0) \leftarrow (A)$
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Е	1	1	$(A) \leftarrow (PU1)$
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	$(PU1) \leftarrow (A)$



	~	
Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	-	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the con- tents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	-	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the con- tents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	-	Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is "0" and the con- tents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V23 = 0: (T4F) =1	-	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and the con- tents of T4F flag is "1." After skipping, clears (0) to T4F flag.
V21 = 0: (T5F) =1	-	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the con- tents of T5F flag is "1." After skipping, clears (0) to T5F flag.
-	-	Transfers the input of port P0 to register A.
-	-	Outputs the contents of register A to port P0.
-	-	Transfers the input of port P1 to register A.
-	-	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to register A.
-	-	Outputs the contents of register A to port P2.
-	-	Transfers the input of port P3 to register A.
-	-	Outputs the contents of register A to port P3.
-	-	Transfers the input of port P4 to register A.
-	-	Outputs the contents of register A to port P4.
-	_	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
_	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	-	Clears (0) to port C.
-	-	Sets (1) to port C.
-	-	Transfers the contents of pull-up control register PU0 to register A.
-	-	Transfers the contents of register A to pull-up control register PU0.
-	_	Transfers the contents of pull-up control register PU1 to register A.
-	-	Transfers the contents of register A to pull-up control register PU1.
	L	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						In	stru	ction	cod	le					er of ds	er of es	<b>-</b>			
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hexad nota		al	Number of words	Number of cycles	Function			
	TAK0	1	0	0	1	0	1	0	1	1	0	2 5	56		1	1	(A) ← (K0)			
	ТК0А	1	0	0	0	0	1	1	0	1	1	2 1	В		1	1	(K0) ← (A)			
	TAK1	1	0	0	1	0	1	1	0	0	1	2 5	59		1	1	(A) ← (K1)			
ratio	TK1A	1	0	0	0	0	1	0	1	0	0	2 1	4		1	1	(K1) ← (A)			
it ope	TAK2	1	0	0	1	0	1	1	0	1	0	2 5	5 A		1	1	(A) ← (K2)			
Input/Output operation	TK2A	1	0	0	0	0	1	0	1	0	1	2 1	5		1	1	(K2) ← (A)			
put/C	TFR0A	1	0	0	0	1	0	1	0	0	0	2 2	2 8		1	1	$(FR0) \leftarrow (A)$			
<u> </u>	TFR1A	1	0	0	0	1	0	1	0	0	1	2 2	2 9		1	1	$(FR1) \leftarrow (A)$			
	TFR2A	1	0	0	0	1	0	1	0	1	0	2 2	2 A		1	1	$(FR2) \leftarrow (A)$			
	TFR3A	1	0	0	0	1	0	1	0	1	1	2 2	2 В		1	1	(FR3) ← (A)			
ation	TAL1	1	0	0	1	0	0	1	0	1	0	24	A		1	1	$(A) \leftarrow (L1)$			
LCD operation	TL1A	1	0	0	0	0	0	1	0	1	0	2 0	) A		1	1	(L1) ← (A)			
LCD	TL2A	1	0	0	0	0	0	1	0	1	1	2 0	) В		1	1	(L2) ← (A)			
	TABSI	1	0	0	1	1	1	1	0	0	0	2 7	' 8		1	1	$(B) \leftarrow (SI7\text{-}SI4) \ \ (A) \leftarrow (SI3\text{-}SI0)$			
uo	TSIAB	1	0	0	0	1	1	1	0	0	0	23	88		1	1	(SI7–SI4) ← (B) (SI3–SI0) ← (A)			
Serial I/O operation	SST	1	0	1	0	0	1	1	1	1	0	29	) E		1	1	(SIOF) ← 0 Serial I/O starting			
Serial I/(	SNZSI	1	0	1	0	0	0	1	0	0	0	28	88		1	1	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0 V23 = 1: NOP			
	TAJ1	1	0	0	1	0	0	0	0	1	0	24	2		1	1	$(A) \leftarrow (J1)$			
	TJ1A	1	0	0	0	0	0	0	0	1	0	2 0	) 2		1		$(J1) \leftarrow (A)$			
ion	СМСК	1	0	1	0	0	1	1	0	1	0	29	) A		1	1	Ceramic resonator selected			
perat	CRCK	1	0	1	0	0	1	1	0	1	1	29	B		1	1	RC oscillator selected			
Clock operation	TAMR	1	0	0	1	0	1	0	0	1	0	2 5	5 2		1	1	$(A) \leftarrow (MR)$			
S S	TMRA	1	0	0	0	0	1	0	1	1	0	2 1	6		1	1	$(MR) \leftarrow (A)$			

### MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



### MITSUBISHI MICROCOMPUTERS

# 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	<u> </u>	
Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of key-on wakeup control register K0 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K0 .
-	-	Transfers the contents of key-on wakeup control register K1 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K1.
-	-	Transfers the contents of key-on wakeup control register K2 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K2.
_	-	Transferts the contents of register A to port output format control register FR0.
_	-	Transferts the contents of register A to port output format control register FR1.
_	-	Transferts the contents of register A to port output format control register FR2.
_	-	Transferts the contents of register A to port output format control register FR3.
_	-	Transfers the contents of LCD control register L1 to register A.
_	-	Transfers the contents of register A to LCD control register L1.
-	_	Transfers the contents of register A to LCD control register L2.
	_	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of se- rial I/O register SI to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the con- tents of register A to the low-order 4 bits of serial I/O register SI.
-	_	Clears (0) to SIOF flag and starts serial I/O.
V23 = 0: (SIOF) = 1	-	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.
-	_	Transfers the contents of serial I/O control register J1 to register A.
-	_	Transfers the contents of register A to serial I/O control register J1.
-	-	Selects the ceramic resonator for main clock, stops the ring oscillator (internal oscillator).
-	-	Selects the RC oscillation circuit for main clock, stops the ring oscillator (internal oscillator).
-	-	Transfers the contents of clock control regiser MR to register A.
-	-	Transfers the contents of register A to clock control register MR.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						In	stru	ction		le					er of ds	er of es					
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number ( words	Number o cycles	Function				
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	$\begin{array}{l} Q13 = 0:\\ (B) \leftarrow (AD9-AD6)\\ (A) \leftarrow (AD5-AD2)\\ Q13 = 1:\\ (B) \leftarrow (AD7-AD4)\\ (A) \leftarrow (AD3-AD0) \end{array}$				
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$ \begin{array}{l} (A3, A2) \leftarrow (AD1, AD0) \\ (A1, A0) \leftarrow 0 \end{array} $				
	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$				
ion opera	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	$(ADF) \leftarrow 0$ A-D conversion starting				
A-D conversion operation	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0   V22 = 1: NOF				
	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	$(A) \leftarrow (Q1)$				
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	$(Q1) \leftarrow (A)$				
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	$(A) \leftarrow (Q2)$				
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	$(Q2) \leftarrow (A)$				
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	$(A) \leftarrow (Q3)$				
	ТQЗА	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	(Q3) ← (A)				
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$				
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to clock operating mode				
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	Transition to RAM back-up mode				
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF, POF2 instructions valid				
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?				
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0				
Other	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled				
	RBK*	0	0	0	1	0	0	0	0	0	0	0	4	0	1	1	When TABP p instruction is executed, $P_6 \leftarrow 0$				
	SBK*	0	0	0	1	0	0	0	0	0	1	0	4	1	1	1	When TABP p instruction is executed, $P_6 \leftarrow 1$				
	SVDE	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	At power down mode, voltage drop detection circuit valid				

### MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Note: \* (SBK, RBK) cannot be used in the M34524M8.

The pages which can be referred by the TABP instruction after the SBK instruction is executed are

64 to 95 in the M34524MC.




#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Datailed description
_	-	In the A-D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A-D control register Q1)
-	-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	-	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A-D control register Q1)
_	-	Clears (0) to A-D conversion completion flag ADF, and the A-D conversion at the A-D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A-D control register Q1)
V22 = 0: (ADF) = 1	-	When V22 = 0 : Skips the next instruction when A-D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
-	-	Transfers the contents of A-D control register Q1 to register A.
_	-	Transfers the contents of register A to A-D control register Q1.
-	-	Transfers the contents of A-D control register Q2 to register A.
-	-	Transfers the contents of register A to A-D control register Q2.
-	-	Transfers the contents of A-D control register Q3 to register A.
_	-	Transfers the contents of register A to A-D control register Q3.
_	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruc- tion.
-	-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.
-	-	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
_	-	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
-	-	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
-	-	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode) when VDCE pin is "H".







#### INSTRUCTION CODE TABLE

$\wedge$ .																		010000	011000
	D9–D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111		011111
D3–D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	RBK**	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48*	BML	BML	BL	BL	вм	В
0001	1	-	CLD	SZB 1	-	SBK**	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49*	BML	BML	BL	BL	вм	В
0010	2	POF	Ι	SZB 2	-	-	ТАХ	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50*	BML	BML	BL	BL	BM	В
0011	3	SNZP	INY	SZB 3	-	-	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51*	BML	BML	BL	BL	вм	В
0100	4	DI	RD	SZD	_	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52*	BML	BML	BL	BL	ВМ	В
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53*	BML	BML	BL	BL	ВМ	В
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54*	BML	BML	BL	BL	вм	В
0111	7	SC	DEY	-	-	-	-	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55*	BML	BML	BL	BL	вм	В
1000	8	POF2	AND	-	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56*	BML	BML	BL	BL	вм	В
1001	9	-	OR	TDA	SNZ1	LZ 1	-	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57*	BML	BML	BL	BL	вм	в
1010	A	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58*	BML	BML	BL	BL	вм	В
1011	В	AMC	Ι	-	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59*	BML	BML	BL	BL	вм	В
1100	С	TYA	СМА	-	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60*	BML	BML	BL	BL	вм	в
1101	D	-	RAR	-	-	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61*	BML	BML	BL	BL	вм	В
1110	Е	тва	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62*	BML	BML	BL	BL	вм	В
1111	F	_	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63*	BML	BML	BL	BL	вм	в


The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1p	pp00	рррр
BMLA	1p	pp00	рррр
SEA	00	0111	nnnn
SZD	00	0010	1011

- \*\* (SBK and RBK instructions) cannot be used in the M34524M8.
- \* cannot be used after the SBK instruction is executed in the M34524MC.
- A page referred by the TABP instruction can be switched by the SBK and RBK instructions in the M34524MC/ED.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 95 in the M34524MC.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 127 in the M34524ED.
  - (Ex. TABP 0  $\rightarrow$  TABP 64)
- The pages which can be referred by the TABP instruction after the RBK instruction is executed are 0 to 63.
- When the SBK instruction is not used, the pages which can be referred by the TABP instruction are 0 to 63.





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **INSTRUCTION CODE TABLE (continued)**

N		1	1		i	-		-	1	1	1	-			1	1	1	
	D9-D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3–D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	-	тwза	OP0A	T1AB	-	TAW6	IAP0	TAB1	SNZT1	-	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	тзав	TAJ1	TAMR	IAP2	ТАВЗ	SNZT3	_	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	-	TW6A	ОРЗА	T4AB	_	TAI1	IAP3	TAB4	SNZT4	SVDE	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	OP4A	-	TAQ1	TAI2	IAP4	_	SNZT5	_	_	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	_	TPSAB	TAQ2	TAI3	-	TABPS	_	_	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	ТQЗА	TMRA	-	-	TAQ3	TAK0	-	-	-	-	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	-	TI1A	_	T4HAB		TAPU0	-	-	SNZAD	T4R4L	. –	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	-	TI2A	TFR0A	TSIAB	_	-	-	TABSI	SNZSI	-	-	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	-	-	TFR1A	TADAB	TALA	TAK1		TABAD	_	_	_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	А	TL1A	ТІЗА	TFR2A	. –	TAL1	TAK2	Ι	_	_	смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	TL2A	TK0A	TFR3A	TR3AB	TAW1	Ι	Ι	-	-	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	-	_	-	-	TAW2	-	Ι	_	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	TLCA	-	TPU0A	_	TAW3	-	-	-	SCP	-	-	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	TPU1A	. –	TAW4	TAPU1	_	_	-	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	-	TR1AB	TAW5	-	-	-	-	ADST	-	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D<sub>3</sub>–D<sub>0</sub> show the loworder 4 bits of the machine language code, and D<sub>9</sub>–D<sub>4</sub> show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1р	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1р	pp00	рррр
BMLA	1p	pp00	рррр
SEA	00	0111	nnnn
SZD	00	0010	1011





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **ABSOLUTE MAXIMUM RAINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, D0–D7, RESET, XIN, XCIN, VDCE			
Vi	Input voltage Sck, Sin, CNTR0, CNTR1, INT0, INT1		-0.3 to VDD+0.3	V
Vi	Input voltage AIN0-AIN7		-0.3 to VDD+0.3	V
Vo	Output voltage	Output transistors in cut-off state	-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, D0–D9, RESET, SCк, SOUT, CNTR0, CNTR1			
Vo	Output voltage C, XOUT, XCOUT		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0–SEG19, COM0–COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **RECOMMENDED OPERATING CONDITIONS 1**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditio		Limits				
Symbol	Parameter	Conditio		Min.	Тур.	Max.	Unit	
Vdd	Supply voltage	Mask ROM version	f(STCK) ≤ 6 MHz	4		5.5	V	
	(when ceramic resonator is used)		f(STCK) ≤ 4.4 MHz	2.7		5.5		
			f(STCK) ≤ 2.2 MHz	2		5.5	1	
		One Time PROM version	f(STCK) ≤ 6 MHz	4		5.5	]	
			f(STCK) ≤ 4.4 MHz	2.7		5.5	]	
			f(STCK) ≤ 2.2 MHz	2.5		5.5	1	
Vdd	Supply voltage (when RC oscillation is used)	f(STCK) ≤ 4.4 MHz		2.7		5.5	V	
Vram	RAM back-up voltage	at RAM back-up mode		1.8			V	
Vss	Supply voltage				0		V	
VLC3	LCD power supply (Note 1)	Mask ROM version		2		Vdd	V	
		One Time PROM version		2.5		Vdd	1	
Viн	"H" level input voltage	P0, P1, P2, P3, P4, D0–D	7, VDCE	0.8Vdd		Vdd	V	
Viн	"H" level input voltage	XIN, XCIN	, -	0.7Vdd		Vdd	V	
VIH	"H" level input voltage	RESET		0.85VDD		VDD	V	
Vih	"H" level input voltage	SCK, SIN, CNTR0, CNTR1	INTO INT1	0.8Vdd		VDD	V	
VIL	"L" level input voltage	P0, P1, P2, P3, P4, D0–D		0		0.2VDD	V	
VIL	"L" level input voltage	XIN, XCIN	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0		0.3VDD	V	
VIL	"L" level input voltage	RESET		0		0.3VDD	V	
VIL	"L" level input voltage	SCK, SIN, CNTR0, CNTR1		0		0.3700 0.15VDD	V	
			VDD = 5 V	0		-20	mA	
Iон(peak)	"H" level peak output current	P0, P1, P4, D0-D6	VDD = 3 V VDD = 3 V			-20		
	(11) lough a glu autout aumont	SCK, SOUT	VDD = 5 V				mA	
Iон(peak)	"H" level peak output current	D7, C				-30	mA	
		CNTR0, CNTR1	VDD = 3 V			-15		
IOH(avg)	"H" level average output current	P0, P1, P4, D0–D6	VDD = 5 V			-10	mA	
	(Note 2)	SCK, SOUT	VDD = 3 V			-5	<b>.</b>	
IOH(avg)	"H" level average output current	D7, C	VDD = 5 V			-20	mA	
	(Note 2)	CNTR0, CNTR1	VDD = 3 V			-10		
IOL(peak)	"L" level peak output current	P0, P1, P4	VDD = 5 V			24	mA	
			VDD = 3 V			12		
IOL(peak)	"L" level peak output current	D0-D6, C, SCK, SOUT,	VDD = 5 V			24	mA	
		CNTR0, CNTR1	VDD = 3 V			12		
IOL(peak)	"L" level peak output current	P2, P3, RESET	VDD = 5 V			10	mA	
			VDD = 3 V			4		
IOL(avg)	"L" level average output current	P0, P1, P4	VDD = 5 V			12	mA	
	(Note 2)		VDD = 3 V			6		
IoL(avg)	"L" level average output current	D0-D6, C, SCK, SOUT,	VDD = 5 V			15	mA	
	(Note 2)	CNTR0, CNTR1	VDD = 3 V			7		
IOL(avg)	"L" level average output current	P2, P3, RESET	VDD = 5 V			5	mA	
	(Note 2)		VDD = 3 V			2		
ΣIOн(avg)	"H" level total average current	Р0, Р1, D0–D6, SCK, SOU	r			-60	mA	
,	-	P4, D7, C, CNTR0, CNTR				-60	1	
ΣIOL(avg)	"L" level total average current	Р0, Р1, D0–D6, SCK, SOU				80	mA	
、 U/	5	P2, P3, P4, D7–D9, C, RE				80	1	

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3

At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3

2: The average output current is the average value during 100 ms.






SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **RECOMMENDED OPERATING CONDITIONS 2**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions		Limits				
Cymbol	T arameter				Min.	Тур.	Max.	Uni	
f(Xin)	Oscillation frequency	Mask ROM	Through mode	VDD = 4 to 5.5 V			6	MH	
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4		
				VDD = 2 to 5.5 V			2.2		
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6		
				VDD = 2 to 5.5 V			4.4		
			Frequency/4, 8 mode	VDD = 2 to 5.5 V			6		
		One Time PROM	Through mode	VDD = 4 to 5.5 V			6		
		version		VDD = 2.7 to 5.5 V			4.4		
				VDD = 2.5 to 5.5 V			2.2		
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6		
				VDD = 2.5 to 5.5 V			4.4		
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6		
f(Xin)	Oscillation frequency	VDD = 2.7 to 5.5 \	/				4.4	MH	
	(at RC oscillation) (Note)								
f(Xin)	Oscillation frequency	Mask ROM	Through mode	VDD = 4 to 5.5 V			4.8	MH	
	(with a ceramic resonator selected,	version		VDD = 2.7 to 5.5 V			3.2		
	external clock input)			VDD = 2 to 5.5 V			1.6		
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	1	
				VDD = 2 to 5.5 V			3.2		
			Frequency/4, 8 mode	VDD = 2 to 5.5 V			4.8		
		One Time PROM	Through mode	VDD = 4 to 5.5 V			4.8		
		version		VDD = 2.7 to 5.5 V			3.2		
				VDD = 2.5 to 5.5 V			1.6		
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8		
				VDD = 2.5 to 5.5 V			3.2		
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8		
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal os	cillator				50	kH	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1					f(STCK)/6	Hz	
tw(CNTR)	Timer external input period	CNTR0, CNTR1			3/f(STCK)			s	
	("H" and "L" pulse width)								
f(Scк)	Serial I/O external input frequency	SCK					f(STCK)/6	Hz	
tw(Scк)	Serial I/O external input frequency	Scк			3/f(STCK)			s	
-	("H" and "L" pulse width)								
TPON	Power-on reset circuit	Mask ROM versio	on	$\text{Vdd}=0\rightarrow 2 \text{ V}$			100	με	
	valid supply voltage rising time	One Time PROM	version	$VDD = 0 \rightarrow 2.5 V$			100	1	

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.







SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **ELECTRICAL CHARACTERISTICS 1**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Т	est conditions		Limits		Unit
Symbol	Farameter	It	est conditions	Min.	Тур.	Max.	
Vон	"H" level output voltage	VDD = 5 V	Iон = -10 mA	3			V
	Р0, Р1, Р4, D0–D6, SCK, SOUT		Iон = -3 mA	4.1			
		VDD = 3 V	Iон = -5 mA	2.1			
			Iон = -1 mA	2.4			
Vон	"H" level output voltage	VDD = 5 V	Iон = -20 mA	3			V
	D7, C, CNTR0, CNTR1		Iон = -6 mA	4.1			
		VDD = 3 V	Iон = -10 mA	2.1			
			Iон = -3 mA	2.4			
Vol	"L" level output voltage	Vdd = 5 V	IOL = 12 mA			2	V
	P0, P1, P4		IOL = 4  mA			0.9	
		VDD = 3 V	IOL = 6 mA			0.9	
			IOL = 2 mA			0.6	1
Vol	"L" level output voltage	Vdd = 5 V	IOL = 15 mA			2	V
	D0–D9, C, SCK, SOUT, CNTR0, CNTR1		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
Vol	"L" level output voltage	Vdd = 5 V	IOL = 5 mA			2	V
	P2, P3, RESET		IOL = 1 mA			0.6	
		VDD = 3 V	IOL = 2 mA			0.9	
Іін	"H" level input current	VI = VDD				1	μA
	P0, P1, P2, P3, P4, D0–D7, VDCE,						
	RESET, CNTR0, CNTR1, INT0, INT1						
lı∟	"L" level input current	VI = 0 V P0, P1 No	o pull-up			-1	μA
	P0, P1, P2, P3, P4, D0-D7, VDCE,						
	SCK, SIN, CNTR0, CNTR1, INT0, INT1						





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER


### **ELECTRICAL CHARACTERISTICS 2**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol		Parameter	conditions		Limits		Unit	
					Min.	Тур.	Max.	
IDD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator)	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4	_	1.6 2	3.2	-
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2	_		4	-
			VDD = 5 V	f(STCK) = f(XIN)	_	2.8	5.6	
			-	f(STCK) = f(XIN)/8	_	1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		1.5	3	-
				f(STCK) = f(XIN)		2	4	
			VDD = 3 V	f(STCK) = f(XIN)/8	_	0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1	
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		0.6	1.2	_
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μA
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XIN)/4		60	120	
		oscillator)	f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		65	130	
				f(STCK) = f(XIN)		70	140	
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μA
			f(XIN) = stop	f(STCK) = f(XIN)/4		13	26	-
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		14	28	1
				f(STCK) = f(XIN)		15	30	1
		at clock operation mode	f(XCIN) = 32 kHz	VDD = 5 V		20	60	μA
		(POF instruction execution)		VDD = 3 V		5	15	1
		at RAM back-up mode	Ta = 25 °C			0.1	1	μA
		(POF2 instruction execution)	VDD = 5 V				10	1
			VDD = 3 V				6	-
Rpu	Pull-up resistor	value	$V_I = 0 V$	VDD = 5 V	30	60	125	kΩ
	P0, P1, RESET			VDD = 3 V	50	120	250	1
VT+ – VT–			VDD = 5 V	100 - 0 1		0.2	200	V
• • • • •	,	R0, CNTR1, INT0, INT1	VDD = 3 V VDD = 3 V VDD = 5 V			0.2		-
VT+ – VT–						1		V
VI+-VI-			VDD = 3 V			0.4		ľ
f(RING)	$  G)  Ring \text{ oscillator clock frequency} \qquad \frac{VDD = 5 V}{VDD = 3 V} $				1	2	3	
I(RING)						1	1.8	MHz
A. #/ VINI)			- 25 °C	0.5	1	±17	%	
∆f(XiN)	Frequency erro		$VDD = 5 V \pm 10 \%$ , 18	1=25 0			±17	70
	(with RC oscillation, error of external R, C not included)						. 17	-
			VDD = 5 V ± 10 %, Ta = 25 °C				±17	
Deeu	(Note)				_	4.5	7.5	1.0
RCOM	COM output impedance		VDD = 5 V			1.5	7.5	kΩ
<b>.</b>	050		VDD = 3 V			2	10	1.0
Rseg	SEG output impedance		VDD = 5 V			1.5	7.5	kΩ
		( + 05 · ·	VDD = 3 V			2	10	
Rvlc	Internal resisto	r for LCD power supply	When dividing resistor 2r X 3 selected		300	480	960	kΩ
			When dividing resisto		200	320	640	4
			When dividing resisto		150	240	480	-
			When dividing resisto	or r X 2 selected	100	160	320	

Note: When RC oscillation is used, use the external 33 pF capacitor (C).







SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### A-D CONVERTER RECOMMENDED OPERATING CONDITIONS

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditions		Limits			Unit
Symbol	Falaneter				Тур.	Max.	Onit
Vdd	Supply voltage	Ta = 25 °C		2.7		5.5	V
		Ta = -20 to 85 °C		3		5.5	
VIA	Analog input voltage			0		Vdd	V
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V	f(STCK) = f(XIN)/8	0.8			MHz
			f(STCK) = f(XIN)/4	0.4			1
			f(STCK) = f(XIN)/2	0.2			1
			f(STCK) = f(XIN)	0.1			]

### A-D CONVERTER CHARACTERISTICS

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits		
Symbol	Falalleter			Min.	Тур.	Max.	- Unit
-	Resolution				10	bits	
-	Linearity error	Ta = 25 °C, VDD = 2.7 V to 5.5 V				±2	LSB
		Ta = -20 °C to 85 ° C, VDD = 3 V to 5.5 V					
-	Differential non-linearity error	Ta = 25 °C, VDD	0 = 2.7 V to 5.5 V			±0.9	LSB
		Ta = -20 °C to 8	85 ° C, VDD = 3 V to 5.5 V				
Vот	Zero transition voltage	VDD = 5.12 V	VDD = 5.12 V		10	20	mV
			0	6	12	]	
VFST	Full-scale transition voltage	VDD = 5.12 V	5110	5120	5130	mV	
		3063	3069	3075			
IAdd	A–D operating current VDD = 5 V				0.3	0.9	mA
	(Note 1)	VDD = 3 V			0.1	0.3	1
TCONV	A-D conversion time	f(XIN) = 6 MHz	f(STCK) = f(XIN)/8			248	μs
			f(STCK) = f(XIN)/4			124	]
			f(STCK) = f(XIN)/2			62	
			f(STCK) = f(XIN)			31	]
-	Comparator resolution					8	bits
-	Comparator error (Note 2)	VDD = 5.12 V				±20	mV
		VDD = 3.072 V				±15	
_	Comparator comparison time	f(XIN) = 6 MHz	f(STCK) = f(XIN)/8			32	μs
			f(STCK) = f(XIN)/4			16	]
			f(STCK) = f(XIN)/2			8	1
			f(STCK) = f(XIN)			4	1

Notes 1: When the A-D converter is used, IADD is added to IDD (supply current).

2: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

-Logic value of comparison voltage Vref-

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS**

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol Parameter		Test conditions		Limits			Unit
Symbol	Falameter	Test conditions	Min.	Тур.	Max.		
Vrst	Detection voltage (Note 1)	Ta = 25 °C		3.3	3.5	3.7	V
				2.7		4.2	
IRST	Operation current	at power down	VDD = 5 V		50	100	μA
		(Note 2)	VDD = 3 V		30	60	
TRST	Detection time	$VDD \rightarrow (VRST-0.1 \text{ V}) \text{ (Note 3)}$			0.2	1.2	ms

Notes 1: The detected voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

2: After the SVDE instruction is executed, the voltage drop detection circuit is valid at power down mode.

3: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST-0.1 V].

#### **BASIC TIMING DIAGRAM**

Parameter	Machine cycle Pin (signal) name	Mi	Mi+1
System clock	STCK		
Port D output	D0-D9		
Port D input	Do-D7		
Ports P0, P1, P2, P3, P4 output	P00–P03 P10–P13 P20–P23 P30–P33 P40–P43	X	X
Ports P0, P1, P2, P3, P4 input	P00–P03 P10–P13 P20–P23 P30–P33 P40–P43		
Interrupt input	INTO, INT1		



**MITSUBISHI MICROCOMPUTERS** 



4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **BUILT-IN PROM VERSION**

In addition to the mask ROM versions, the 4524 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.


The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 25 shows the product of built-in PROM version. Figure 73 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

#### Table 25 Product of built-in PROM version

Product	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34524EDFP	16384 words	512 words	64P6N-A	One Time PROM [shipped in blank]







SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 26. Contact addresses at the end of this data sheet for the appropriate PROM programmer. • Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 74.


#### (2) Notes on handling

①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.

② For the One Time PROM version shipped in blank, Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 74 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

#### Table 26 Programming adapter

Microcomputer	Name of Programming Adapter
M34524EDFP	PCA7448








Fig. 74 Flow of writing and test of the product shipped in blank




### **MITSUBISHI MICROCOMPUTERS** 4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### PACKAGE OUTLINE





# RenesasTechnologyCorp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- contained in these materials. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by

- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubish i Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product Mitsubishi Electric Corporation technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no tesponsibility for any damage, liability, or other loss rising from these inaccuracies or prorss. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Electric Corporation and products, Mitsubishi Electric Corporation assumes no tesponsibility for any damage, liability, or other loss rising from these inaccuracies or wrons. In applicability of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as total system before making a final decision on the applicability of the information contained herein. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or underformatis expenses export contic restricti
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved
- In these products on explored me subject to the subject to the subject explored interval and the subject of the subject explored interval in the subject explored interval in the subject explored interval in the subject explored interval is prohibited. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 2001 MITSUBISHI ELECTRIC CORP. Printed in Japan (ROD) New publication, effective Oct. 2001. Specifications subject to change without notice.



Keep safety first in your circuit designs!

### **REVISION HISTORY**

### 4524 GROUP DATA SHEET

Rev.	Date		Description
		Page	Summary
1.0	10/11/01		First Edition
1.1	11/07/01	6	Note; $f(RING) \rightarrow f(RING)/8$
		22	Table 4; (th second) External $\underline{0}$ interrupt $\rightarrow$ External $\underline{1}$ interrupt
		40	(13); • Prescaler; reload register RPS $\rightarrow$ prescaler data
		57	(2); timer <u>2</u> count source selection bit $\rightarrow$ timer <u>LC</u> count source selection bit
		61	(5); • Internal dividing registor; by setting bit 2 of register L1 to "0"
		69	Fig. 53; Stabilizing time (e) ; high $\rightarrow$ low,
			Note 1; power down $\rightarrow$ clock operating
		75	$\bigcirc$ Prescaler ; reload register RPS $\rightarrow$ prescaler data
		90	TAK0, TK0A, TAK1, TK1A, TAK2, TK2A instructions revised
		102	RBK; Flag CY; "0" $\rightarrow$ "–"
		104	SBK ( <u>Reset</u> Bank Flag) $\rightarrow$ SBK ( <u>Set</u> Bank Flag)
		111	TAB; Grouping; Other operations $\rightarrow$ Register to register transfer
		116	TAL1 (Transfer data to Accumulator from register LA)
			$\rightarrow$ TAL1 (Transfer data to Accumulator from register L1)
		145	TAK0, TK0A, TAK1, TK1A, TAK2, TK2A instructions revised
		147	WRST, DWDT instructions revised