Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 4282 Group enables fabrication of 8×7 key matrix and has the followin timers;

- an 8-bit timer which can be used to set each carrier wave and has two reload register
- an 8-bit timer which can be used to auto-control and has a reload register.

FEATURES

•	Number of basic instructions	68
•	Minimum instruction execution time 8.0) μs
	(at $f(X_{IN}) = 4.0 \text{ MHz}$, system clock = $f(X_{IN})/8$)	

- Supply voltage 1.8 V to 3.6 V
- Subroutine nesting 4 levels


•	Timer
	Timer 1 8-bit timer
	(This has a reload register and carrier wave output auto-control
	function)

- (This has two reload registers and carrier wave output function)
- Logic operation function (XOR, OR, AND)
- · RAM back-up function
- Key-on wakeup function (ports D4-D7, E0-E2, G0-G3) 11
- Oscillation circuit Ceramic resonance
- Watchdog timer
- · Power-on reset circuit


APPLICATION

Various remote control transmitters

Product	ROM (PROM) size (× 9 bits)	RAM size (× 4 bits)	Package	ROM type
M34282M1-XXXGP	1024 words	48 words	20P2E/F-A	Mask ROM
M34282M2-XXXGP	2048 words	64 words	20P2E/F-A	Mask ROM
M34282E2GP	2048 words	64 words	20P2E/F-A	One Time PROM







PERFORMANCE OVERVIEW

Pa	aramete	r	Function		
Number of basic instructions			68		
Minimum instru	ction ex	recution time	8.0 μ s (f(XiN) = 4.0 MHz, system clock = f(XiN)/8, VDD = 3 V)		
Memory sizes	ROM	M34282M2/E2	2048 words X 9 bits		
		M34282M1	1024 words X 9 bits		
	RAM	M34282M2/E2	64 words X 4 bits		
		M34282M1	48 words X 4 bits		
Input/Output	Do-D3	Output	Four independent output ports		
ports	D4-D7	I/O	Four independent I/O ports with the pull-down function		
	E0-E2	Input	3-bit input port with the pull-down function		
	E0, E1	Output	2-bit output port (E ₀ , E ₁)		
	G0-G3	I/O	4-bit I/O port with the pull-down function		
	CARR	Output	1-bit output port; CMOS output		
Timer	Timer 1		8-bit timer with a reload register		
	Timer 2		8-bit timer with two reload registers		
Subroutine nes	sting		4 levels (However, only 3 levels can be used when the TABP p instruction is executed)		
Device structur	е		CMOS silicon gate		
Package			20-pin plastic molded SSOP (20P2E/F-A)		
Operating temp	perature	range	−20 °C to 85 °C		
Supply voltage			1.8 V to 3.6 V		
Power	Active I	mode	400 μΑ		
dissipation			(f(XIN) = 4.0 MHz, system clock = f(XIN)/8, VDD = 3 V)		
(typical value)	RAM b	ack-up mode	0.1 μ A (at room temperature, VDD = 3 V)		

PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
XIN	System clock input	Input	I/O pins of the system clock generating circuit. Connect a ceramic resonator
Xout	System clock output	Output	between pins XIN and XOUT. The feedback resistor is built-in between pins XIN and XOUT.
D0-D3	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is P-channel open-drain.
D4-D7	I/O port D	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "0." When the built-in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and the pull-down transistor become valid. The output structure is P-channel open-drain.
E0-E2	I/O port E	Output	2-bit (E ₀ , E ₁) output port. The output structure is P-channel open-drain.
		Input	3-bit input port. For input use (E ₀ , E ₁), set the latch of the specified bit to "0." When the built-in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and the pull-down transistor become valid. Port E ₂ has an input-only port and has a key-on wakeup function using "H" level sense and pull-down transistor.
G0–G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "0." The output structure is P-channel open-drain. When the built-in pull-down transistor is turned on, the keyon wakeup function using "H" level sense and pull-down transistor become valid.
CARR	Carrier wave output for remote control	Output	Carrier wave output pin for remote control. The output structure is CMOS circuit.



CONNECTIONS OF UNUSED PINS

Pin	Connection
D0-D7	Open or connect to VDD pin (Note 1).
E0, E1	Set the output latch to "1" and open, or
	connect to VDD pin (Note 2).
E ₂	Open or connect to Vss pin.
G0–G3	Set the output latch to "1" and open, or
	connect to VDD pin (Note 2).

Notes 1: Ports D4–D7: Set the bit 2 (PU02) of the pull-down control register PU1 to "0" by software and turn the pull-down transistor OFF.

2: Set the corresponding bits of the pull-down control register PU0 to "0" by software and turn the pull-down transistor OFF.

(Note in order to set the output latch to "1" to make pins open)

- After system is released from reset, a port is in a high-impedance state until the output latch of the port is set to "1" by software. Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur.
- To set the output latch periodically is recommended because the value of output latch may change by noise or a program run away (caused by noise).

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss or Vpp at the shortest distance and use the thick wire against noise.

PORT FUNCTION

Port	Pin	Input/	Output structure	Control	Control	Control	Remark
1 011	""	Output	Output directors	bits	instructions	registers	Remark
Port D	D0-D3	Output	P-channel open-drain	1 bit	SD		
		(4)			RD		
					CLD		
	D4-D7	I/O			SD	PU1	Pull-down function and
		(4)			RD		key-on wakeup function
					CLD		(programmable)
					SZD		
Port E	Eo	I/O	P-channel open-drain	Output:	OEA	PU0	Pull-down function and
	E1	(2)		2 bits	IAE		key-on wakeup function
				Input:			(programmable)
	E ₂	Input		3 bits	IAE		
		(1)					
Port G	G0-G3	I/O	P-channel open-drain	4 bits	OGA	PU0	Pull-down function and
		(4)			IAG		key-on wakeup function
							(programmable)
Port CARR	CARR	Output	CMOS	1 bit	SCAR		
		(1)			RCAR		

DEFINITION OF CLOCK AND CYCLE

• System clock (STCK)

The system clock is the source clock for controlling this product. It can be selected as shown below whether to use the CCK instruction.

CCK instruction	System clock	Instruction clock
When not using	f(XIN)/8	f(XIN)/32
When using	f(XIN)	f(XIN)/4

• Instruction clock (INSTCK)


The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling CPU. The one instruction clock cycle is equivalent to one machine cycle.

· Machine cycle

The machine cycle is the cycle required to execute the instruction.



PORT BLOCK DIAGRAMS



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



(5) Most significant ROM code reference enable flag (URS)

URS flag controls whether to refer to the contents of the most significant 1 bit (bit 8) of ROM code when executing the TABP p instruction. If URS flag is "0," the contents of the most significant 1 bit of ROM code is not referred even when executing the TABP p instruction. However, if URS flag is "1," the contents of the most significant 1 bit of ROM code is set to flag CY when executing the TABP p instruction (Figure 4). URS flag is "0" after system is released from reset and returned from RAM back-up mode. It can be set to "1" with the URSC instruction, but cannot be cleared to "0."

(6) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).


Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions.

Note: The 4282 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



Stack pointer (SP) points "3" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after four stack registers are used ((SP) = 3), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC_H (most significant bit to bit 7) which specifies to a ROM page and PC_L (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PC ${\rm H}$ does not exceed after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example



PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

Table 1 ROM size and pages

Product	ROM size (X 9 bits)	Pages
M34282M2/E2	2048 words	16 (0 to 15)
M34282M1	1024 words	8 (0 to 7)

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with the TABP p instruction.

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 11 shows the RAM map.

Table 2 RAM size

TUDIC E INAMI SIEC	able 2 IVAIII SIZE						
Product	RAM size						
M34282M2/E2	64 words X 4 bits (256 bits)						
M34282M1	48 words X 4 bits (192 bits)						




Fig. 10 ROM map of M34282M2/E2




Fig. 11 RAM map

TIMERS

The 4282 Group has the programmable timer.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n+1), a timer 1 underflow flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).




Fig. 12 Auto-reload function

The 4282 Group timer consists of the following circuit.

- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

These timers can be controlled with the timer control registers V1 and V2.

Each timer function is described below.

Table 3 Function related timer

Circuit	Ctmuntum	0	Frequency	Use of output signal	Control
Circuit	Structure	Count source	dividing ratio	Use of output signal	register
Timer 1	8-bit programmable	Carrier wave output (CARRY)	1 to 256	Carrier wave output control	V1
	binary down counter	Bit 5 of watchdog timer			
Timer 2	8-bit programmable	• f(XIN)	1 to 256	Carrier wave output	V2
	binary down counter	• f(XIN)/2			
14-bit timer	14-bit fixed frequency	Instruction clock	16384	Watchdog timer	
				Timer 1 count source	






Fig. 13 Timers structure

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Table 4 Control registers related to timer

Timer control register V1			reset: 0002	at RAM back-up : 0002	W
\/10	Carrier ways autout auto control hit	0	Auto-control output by timer 1 is invalid		
V12	Carrier wave output auto-control bit	1	Auto-control output	by timer 1 is valid	
V1 ₁	Timer 1 count source selection bit	0	Carrier wave output	it (CARRY)	
V 11	Timer i count source selection bit	1	Bit 5 of watchdog to	imer (WDT)	
V10	Timer 1 control bit	0	Stop (Timer 1 state	e retained)	·
	Timer i control bit	1	Operating		

Timer control register V1		at reset : 00002		at RAM back-up : 00002	W
1/10	Carrier ways "H" interval expansion hit	0	To expand "H" inte	rval is invalid	
V 13	V13 Carrier wave "H" interval expansion bit		To expand "H" inte	rval is valid (when V2 ₂ =1 selected)	
\/4-	V12 Carrier wave generation function control bit		Carrier wave generation function invalid		
V 12			Carrier wave gener	ration function valid	
\/4.	V11 Timer 2 count source selection bit		f(XIN)		
V I 1			f(Xin)/2		
1/4	Y/4 Times O control bit		Stop (Timer 2 state	retained)	
V10	Timer 2 control bit	1	Operating		

Note: "W" represents write enabled.

(1) Control registers related to timer

• Timer control register V1

Register V1 controls the timer 1 count source and autocontrol function of carrier wave output from port CARR by timer 1. Set the contents of this register through register A with the TV1A instruction.

• Timer control register V2

Register V2 controls the timer 2 count source and the carrier wave generation function by timer. Set the contents of this register through register A with the TV2A instruction.

(2) Precautions

Note the following for the use of timers.

Count source

Stop timer 1 or timer 2 counting to change its count source.

· Watchdog timer

Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.

Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 count operation

When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum \pm 256 μ s (at the minimum instruction execution time : 8 μ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.

Stop of timer 2

Avoid a timing when timer 2 underflows to stop timer 2.

Writing to reload register R2H

When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.

Timer 2 carrier wave output function

When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(3) Timer 1

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1).

When timer is stopped, data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

When timer is operating, data can be set to only reload register R1 with the T1AB instruction.

When setting the next count data to reload register R1 at operating, set data before timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1,
- ② select the count source with the bit 1 of register V1, and ③ set the bit 0 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 underflow flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

When the bit 2 of register V1 is set to "1," the carrier wave output enable/disable interval of port CARR is alternately generated each timer 1 underflows (Figure 14).

Data can be read from timer 1 to registers A and B. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2

Timer 2 is an 8-bit binary down counter with the timer 2 reload registers (R2H and R2L).

Data can be set simultaneously in timer 2 and the reload register (R2L) with the T2AB instruction.

The contents of reload register (R2L) set with the T2AB instruction can be set again to timer 2 with the T2R2L instruction. Data can be set to reload register (R2H) with the T2HAB instruction.

Timer 2 starts counting after the following process;

- ① set data in timer 2,
- 2 select the count source with the bit 1 of register V2, and
- ® select the valid/invalid of the carrier wave generation function by bit 2 of register V1 (when this function is valid, select the valid/invalid of the carrier wave "H" interval expansion by bit 3), and
- 4 set the bit 0 of register V1 to "1."

When the carrier wave generation function is invalid (V22="0"), the following operation is performed;

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 underflow flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When a value set in reload register R2L is n, timer 2 divides the count source signal by $n+1\ (n=0\ to\ 255)$.

When the carrier wave generation function is valid (V2₂="1"), the carrier wave which has the "L" interval set to the reload register R2L and "H" interval set to the reload register R2H can be output (Figure 15).

After the count of the "L" interval of carrier wave is started, timer 2 underflows and the timer 2 underflow flag (T2F) is set

to "1". Then, the "H" interval data of carrier wave is reloaded from the reload register R2H, and count continues.

When timer underflows again after auto-reload, the T2F flag is set to "1". And then, the "L" interval data of carrier wave is reloaded from the reload register R2L, and count continues. After that, each timer underflows, data is reloaded from reload register R2H and R2L alternately.

When a value set in reload register R2H is n, "H" interval of carrier wave is as follows;

- When to expand "H" interval is invalid (V23 = "0"), Count source X (n+1), n = 0 to 255
- When to expand "H" interval is valid (V23 = "1"), Count source X (n+1.5), n = 1 to 255

When a value set in reload register R2L is m, "L" interval of carrier wave is as follows;

Count source X (m+1), m = 0 to 255

Data can be read from timer 2 to registers A and B. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer underflow flags (T1F, T2F)

Timer 1 underflow flag or timer 2 underflow flag is set to "1" when the timer 1 or timer 2 underflows. The state of flags T1F and T2F can be examined with the skip instruction (SNZT1, SNZT2).

Flags T1F and T2F are cleared to "0" when the next instruction is skipped with a skip instruction.






Fig. 14 Port CARR output control by timer 1





Fig. 15 Carrier wave generation example by timer 2



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER



Notes 1: When the carrier wave generation function is vaild (V22="1"), avoid a timing when timer 2 underflows to stop timer 2. When the timer 2 count stop occurs at the same timing with the timer 2 underflows, hazard may occur in the carrier wave output waveform.

T (R2H)

(R2L)

2: When the timer 2 is stopped during "H" output of carrier wave while the carrier wave generation function is valid, it is stopped after the "H" interval set by reload register R2H is output.

(R2L)

T (R2H)

(Note 1)

Timer 2 count stop timing

Fig. 16 Timer 2 count start/stop timing

(Reload register)

CARRYD

Timer 2 underflow signal



WATCHDOG TIMER

Watchdog timer provides a method to reset and restart the system when a program runs wild. Watchdog timer consists of 14-bit timer (WDT) and watchdog timer flags (WDF1, WDF2).

Watchdog timer downcounts the instruction clock (INSTCK) as the count source immediately after system is released from reset. When the timer WDT count value becomes 000016 and underflow occurs, the WDF1 flag is set to "1." Then, when the WRST instruction is not executed before the timer WDT counts 16383, WDF2 flag is set to "1" and internal reset signal is generated and system reset is performed.

Execute the WRST instruction at period of 16383 machine cycle or less to keep the microcomputer operation normal.

Timer WDT is also used for generation of oscillation stabilization time. When system is returned from reset and from RAM back-up mode by key-input, software starts after the stabilization oscillation time until timer WDT downcounts to 3E0016 elapses.




Fig. 17 Watchdog timer function

LOGIC OPERATION FUNCTION

The 4282 Group has the 4-bit logic operation function. The logic operation between the contents of register A and the low-order 4 bits of register E is performed and its result is stored in register A.

Each logic operation can be selected by setting logic operation selection register LO.

Set the contents of this register through register A with the TLOA instruction. The logic operation selected by register LO is executed with the LGOP instruction.

Table 5 shows the logic operation selection register LO.

Table 5 Logic operation selection register LO

Logic operation selection register LO		at reset: 002			at RAM back-up : 002	W	
		LO ₁	LO ₀		Logic operation function		
LO ₁		0	0	Exclusive logic OR operation (XOR)			
	Logic operation selection bits		1	OR operation (OR)	OR operation (OR)		
LO ₀			0	AND operation (AND)			
		1	1	Not available			

Note: "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

RESET FUNCTION

The 4282 Group has the power-on reset circuit, though it does not have $\overline{\text{RESET}}$ pin. System reset is performed automatically at power-on, and software starts program from address 0 in page 0.

In order to make the built-in power-on reset circuit operate efficiently, set the voltage rising time until VDD=0 to 2.2 V is obtained at power-on 1ms or less.




Fig. 18 Reset release timing




Fig. 19 Power-on reset circuit example

(1) Internal state at reset

Table 6 shows port state at reset, and Figure 20 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except shown in Figure 20 are undefined, so set the initial value to them.

Program counter (PC)
Address 0 in page 0 is set to program counter.
• Power down flag (P)
• Timer 1 underflow flag (T1F)
Timer 2 underflow flag (T2F)
Timer control register V1
Timer control register V2
Port CARR output flag (CAR)
Pull-down control register PU0
Pull-down control register PU1
Logic operation selection register LO
Most significant ROM code reference enable flag (URS)
• Carry flag (CY)
• Register A
• Register B
• Register X
• Register Y
Stack pointer (SP)

Fig. 20 Internal state at reset

Table 6 Port state at reset

Name	State at reset					
D0-D3	High impedance state					
D4-D7	High impedance state (Pull-down transistor OFF)					
G ₀ –G ₃	High impedance state (Pull-down transistor OFF)					
E0, E1	High impedance state (Pull-down transistor OFF)					
CARR	"L" output					

Note: The contents of all output latch is initialized to "0."

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage at operating and to reset the microcomputer if the supply voltage drops below the specified value (Typ. 1.50 V) or less.

The voltage drop detection circuit is stopped and power dissipation is reduced in the RAM back-up mode with the initialized CPU stopped.




Fig. 21 Voltage drop detection circuit operation waveform



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

RAM BACK-UP MODE

The 4282 Group has the RAM back-up mode.

When the POF instruction is executed, system enters the RAM back-up state.

As oscillation stops retaining RAM, the functions and states of reset circuit at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM. Table 7 shows the function and states retained at RAM back-up. Figure 22 shows the state transition.

(1) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

(2) Cold start condition

The CPU starts executing the software from address 0 in page 0 when any of the following conditions is satisfied .

- reset by power-on reset circuit is performed
- reset by watchdog timer is performed
- reset by voltage drop detection circuit is performed In this case, the P flag is "0."

(3) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

Table 7 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	^
Contents of RAM	0
Port CARR	×
Ports D ₀ –D ₇	0
Ports E ₀ , E ₁	0
Port G	0
Timer control registers V1, V2	×
Pull-down control registers PU0, PU1	0
Logic operation selection register LO	×
Timer 1 function, Timer 2 function	X
Timer underflow flags (T1F, T2F)	×
Watchdog timer (WDT)	×
Watchdog timer flags (WDF1, WDF2)	×
MostsignificantROMcodereferenceenableflag(URS)	×

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2:The stack pointer (SP) points the level of the stack register and is initialized to "112" at RAM back-up.




Fig. 22 State transition




Fig. 23 Set source and clear source of the P flag




Fig. 24 Start condition identified example using the SNZP instruction



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode. Table 8 shows the return condition for each return source.

Table 8 Return source and return condition

. Return source	Return condition	Remarks
Ports D4-D7	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU1 is valid.
Ports E ₀ , E ₁ , G	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU0 is valid.
Ports E ₂	Return by an external "H" level	Key-on wakeup function is always valid.
	input.	

(5) Pull-down control register

Registers PU0 and PU1 are 4-bit registers and control the ON/OFF of pull-down transistor and key-on wakeup function for ports E0, E1, G and ports D4–D7.

Set the contents of register PU0 or PU1 through register A with the TPU0A or TPU1A instruction, respectively.

Table 9 Pull-down control registers

Pull-down control register PU0		at reset : 00002		at RAM back-up : state retained	W
PU03	Ports G ₂ , G ₃ pull-down transistor control	0	Pull-down transisto	r OFF, key-on wakeup invalid	
P 003	bit	1 Pull-down transistor ON, key-on wakeup valid			
PU02	Ports G ₀ , G ₁ pull-down transistor control	0 Pull-down transistor OFF, key-on wakeup invalid			
PU02	bit	1	Pull-down transisto	r ON, key-on wakeup valid	
0 Pull-down transistor OFF, key-on wakeup invali				r OFF, key-on wakeup invalid	
PO01	PU01 Port E ₁ pull-down transistor control bit		Pull-down transistor ON, key-on wakeup valid		
PU00 Port E ₀ pull-down transistor control bit		0	Pull-down transistor OFF, key-on wakeup invalid		
F 000	Port E ₀ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		

Pull-down control register PU1		at reset : 00002		at RAM back-up : state retained	W	
DUIA	Port D- null down transister central hit	0	Pull-down transisto	r OFF, key-on wakeup invalid		
PU13 Port D ₇ pull-down transistor control bit		1	Pull-down transisto	Pull-down transistor ON, key-on wakeup valid		
PU12	DIM. D. (D.) II I a description of the second of the seco		Pull-down transistor OFF, key-on wakeup invalid			
F 0 12	Port D ₆ pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		
PU1 ₁	DIM. D. (D.)		Pull-down transistor OFF, key-on wakeup invalid			
	Port D ₅ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid			
PU10	Port Dy pull down transistor central hit	0	Pull-down transistor OFF, key-on wakeup invalid			
F010	Port D4 pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid			

Note: "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- · System clock generating circuit
- · Control circuit to stop the clock oscillation
- Control circuit to return from the RAM back-up state




Fig. 25 Clock control circuit structure

System clock signal $f(X_{IN})$ is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins X_{IN} and X_{OUT} at the shortest distance as shown Figure 26.

A feedback resistor is built-in between XIN pin and XOUT pin.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (1) Mask ROM Order Confirmation Form*
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
- * For the mask ROM confirmation, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.maec.co.jp/indexe.htm).




Fig. 26 Ceramic resonator external circuit

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

LIST OF PRECAUTIONS

Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01 μF) between pins Vpd and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- · use the thickest wire.

In the One Time PROM version, port E2 is also used as VPP pin. Connect this pin to Vss through the resistor about 5 k Ω which is assigned to E2/VPP pin as close as possible at the shortest distance.

2 Notes on unused pins

(Note in order to set the output latch to "0" to make pins open)

- After system is released from reset, a port is in a highimpedance state until the output latch of the port is set to "0" by software.
 - Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur.
- To set the output latch periodically is recommended because the value of output latch may change by noise or a program run away (caused by noise).

(Note when connecting to Vss and VDD)

 Connect the unused pins to Vss and VDD at the shortest distance and use the thick wire against noise.

3 Timer

- Count source
 - Stop timer 1 or timer 2 counting to change its count source.
- · Watchdog timer
 - Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1
 - When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- Timer 1 count operation
 - When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum \pm 256 μ s (at the minimum instruction execution time : 8 μ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2
 - Avoid a timing when timer 2 underflows to stop timer 2.
- · Writing to reload register R2H
 - When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.
- Timer 2 carrier wave output function
 When to expand "H" interval of carrier wave is valid, set "1"
 or more to reload register R2H.

Program counter

Make sure that the program counter does not specify after the last page of the built-in ROM.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

INSTRUCTIONS

The 4282 Group has the 68 instructions. Each instruction is described as follows;

- (1) List of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	D	Port D (8 bits)
В	Register B (4 bits)	E	Port E (3 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
ER	Register E (8 bits)	CARR	Port CARR (1 bit)
V1	Timer control register V1 (3 bits)	CAR	CAR flag (1 bit)
V2	Timer control register V2 (4 bits)		
PU0	Pull-down control register PU0 (4 bits)	x	Hexadecimal variable
PU1	Pull-down control register PU1 (4 bits)	у	Hexadecimal variable
LO	Logic operation selection register LO (2 bits)	р	Hexadecimal variable
		n	Hexadecimal constant which represents the
x	Register X (2 bits)		immediate value
Υ	Register Y (4 bits)	j	Hexadecimal constant which represents the
DP	Data pointer (6 bits)		immediate value
	(It consists of registers X and Y)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (11 bits)		(same for others)
РСн	High-order 4 bits of program counter		
PC∟	Low-order 7 bits of program counter	←	Direction of data movement
SK	Stack register (11 bits X 4)	\leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (2 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
R1	Timer 1 reload register	_	Negate, Flag unchanged after executing
T1	Timer 1		instruction
T1F	Timer 1 underflow flag	M(DP)	RAM address pointed by the data pointer
R2H	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2L	Timer 2 reload register	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2	Timer 2		in page p ₃ p ₂ p ₁ p ₀
T2F	Timer 2 underflow flag	С	Hex. number C + Hex. number x (also same for
WDT	Watchdog timer	+	others)
WDF1	Watchdog timer flag 1	х	
WDF2	Watchdog timer flag 2		
URS	Most significant ROM code reference enable flag		
Р	Power down flag		
STCK	System clock		
INSTCK	Instruction clock		

Note: The 4282 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
	TAB	(A) ← (B)	38		LA n	(A) ← n	31
						n = 0 to 15	
	TBA	(B) ← (A)	40				
e e	TAX	(A) . (V)	40		TABP p	$(SP) \leftarrow (SP) + 1$	39
ınsfı	TAY	$(A) \leftarrow (Y)$	40			(SK(SP)) ← (PC) (PC _H) ← p p=0 to 15	
r tra	TYA	$(Y) \leftarrow (A)$	42			$(PCL) \leftarrow PP=0 \text{ to } 13$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	
liste		(., , (.,				When URS=0	
Register to register transfer	TEAB	$(ER_7 - ER_4) \leftarrow (B)$	41			(B) ← (ROM(PC))7 to 4	
<u>ه</u> ا		$(ER_3-ER_0) \leftarrow (A)$				$(A) \leftarrow (ROM(PC))3 \text{ to } 0$	
giste						When URS=1	
ag.	TABE	$(B) \leftarrow (ER_7 - ER_4)$	39			$(CY) \leftarrow (ROM(PC))_8$	
		$(A) \leftarrow (ER_3-ER_0)$				$(B) \leftarrow (ROM(PC))7 \text{ to } 4$	
	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	40			$(A) \leftarrow (ROM(PC))3 \text{ to } 0$ $(PC) \leftarrow (SK(SP))$	
	IDA	(51/2 51/0) (7/2 7/0)	40			$(SP) \leftarrow (SP) - 1$	
	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 3$	31				
ses		$(Y) \leftarrow y, y = 0 \text{ to } 15$		<u>ا</u> ا	AM	$(A) \leftarrow (A) + (M(DP))$	27
RAM addresses				Arithmetic operation			
ado	INY	(Y) ← (Y) + 1	31	obe	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	27
AM	DEV	(V) (V) 1	20	etic		(CY) ← Carry	
<u>~</u>	DEY	$(Y) \leftarrow (Y) - 1$	30	ţ.	A n	(A) ← (A) + n	27
	TAM j	$(A) \leftarrow (M(DP))$	40	Ari	A 11	n = 0 to 15	21
	,	$(X) \leftarrow (X) EXOR(j)$					
		j = 0 to 3			SC	(CY) ← 1	35
	XAM j	$(A) \longleftrightarrow (M(DP))$	43		RC	(CY) ← 0	33
		$(X) \leftarrow (X) \text{ EXOR}(j)$			SZC	(CV) 0.2	37
		j = 0 to 3			32C	(CY) = 0 ?	31
	XAMD j	$(A) \longleftrightarrow (M(DP))$	43		CMA	$(A) \leftarrow (\overline{A})$	30
<u></u>	,	$(X) \leftarrow (X) EXOR(j)$					
nsfe		j = 0 to 3			RAR	\rightarrow CY \rightarrow A3A2A1A0 \rightarrow	33
tra		$(Y) \leftarrow (Y) - 1$					
iste					LGOP	Logic operation	31
reg	XAMI j	$(A) \longleftrightarrow (M(DP))$	43			instruction	
RAM to register transfer		$(X) \leftarrow (X) \text{ EXOR}(j)$ j = 0 to 3				XOR, OR, AND	
RA		$J = 0.003$ $(Y) \leftarrow (Y) + 1$			SB j	(Mj(DP)) ← 1	34
					,	j = 0 to 3	
				tion	RB j	$(Mj(DP)) \leftarrow 0$	33
				Bit operation		j = 0 to 3	
				t op	0.75	(M:/DD)) 0.0	07
				Ē	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	37
) - 0 to 0	
					1	1	



Grouping	Mnemonic	Function	Page	Groupin	gMnemonic	Function	Page
	SEAM	(A) = (M(DP)) ?	36		TV1A	$(V12-V10) \leftarrow (A2-A0)$	42
Comparison operation	SEA n	(A) = n? n = 0 to 15	35		TAB1	(B) ← (T17–T14) (A) ← (T13–T10)	39
Branch operation	B a BL p, a	$(PCL) \leftarrow a6-a0$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$ $(PCL) \leftarrow (a6-a4, A3-A0)$	27 28 28		T1AB	at timer 1 stop (V10=0): $(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$ at timer 1 operating (V10=1):	37
Brancl	BLA p, a	(РСн) ← р (РСL) ← (а6–а4, А3–А0)	28			$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$	
	ВМа	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_6-a_0$	28		SNZT1	$ \begin{aligned} &(T1F) = 1~?\\ &After~skipping\\ &the~next~instruction\\ &(T1F) \leftarrow 0 \end{aligned} $	36
eration	BML p, a	(SP) ← (SP) + 1	29		TV2A	(V23−V20) ← (A3−A0)	42
Subroutine operation	(SK(SP)) ← (PC) (PCH) ← p p= 0 to 15 (PCL) ← a6-a0		eration	TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	39	
Subra	BMLA p,	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p p = 0 \text{ to } 15$ $(PCL) \leftarrow (a6-a4, A3-A0)$	29	Timer operation	T2AB	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$	38
operation	RT	(PC) ← (SK(SP)) (SP) ← (SP) – 1	34		Т2НАВ	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$	38
Return oper	RTS	(PC) ← (SK(SP)) (SP) ← (SP) – 1	34		T2R2L	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T27-T24) \leftarrow (R2L3-R2L0)$	38
Ω Ω .					SNZT2	(T2F) = 1 ? After skipping the next instruction (T2F) ← 0	36

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

LIST OF INSTRUCTION FUNCTION (CONTINUED)

Grouping Mnemonic Function Page								
Jouping	CLD	(D) ← 0	29					
	RD	$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 7$	34					
ıtion	SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7	35					
Input/Output operation	SZD	(D(Y)) = 0 ? (Y) = 4 to 7	37					
nbut/Or	OEA	$(E_1,E_0) \leftarrow (A_1,A_0)$	32					
<u> </u>	IAE	$(A_2A_0) \leftarrow (E_2E_0)$	30					
	OGA	$(G) \leftarrow (A)$	32					
	IAG	$(A) \leftarrow (G)$	30					
ave	SCAR	(CAR) ← 1	35					
Carrier wave control operation	RCAR	$(CAR) \leftarrow 0$	33					
Ca								
	NOP	(PC) ← (PC) + 1	32					
	POF	RAM back-up	32					
	SNZP	(P) = 1 ?	36					
tion	сск	STCK changes to f(XIN)	29					
Other operation	TLOA	$(LO_1,LO_0) \leftarrow (A_1,A_0)$	41					
Othe	URSC	(URS) ← 1	42					
	TPU0A	$(PU03-PU00) \leftarrow (A3-A0)$	41					
	TPU1A	(PU13–PU10) ← (A3–A0)	41					
	WRST	(WDF1) ← 0	43					

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)					
Instrunction	D8 D0	0 A n	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	Overflow = 0
Operation:	$(A) \leftarrow (A) + n$ n = 0 to 15		Grouping: Description	register A. The conte changed. Skips the	value n in nts of carr	the immediate field to y flag CY remains un ction when there is no t of operation.
AM (Add ad	ccumulator and Memory)		1			
Instrunction code	D8 D0 0 0 0 0 0 1 0 1 0	0 0 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	_
Operation:	$(A) \leftarrow (A) + (M(DP))$		Grouping:	Arithmetic		
			Description			f M(DP) to register A egister A. The contents
	accumulator, Memory and Carry)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 1	0 0 B ₁₆	1	1	0/1	_
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$		Grouping:	Arithmetic	operation	
	(CY) ← Carry			: Adds the	contents of ster A. Sto	f M(DP) and carry flag res the result in regis- Y.
B a (Branch	n to address a)					
Instrunction	D8 D0 1 1 a6 a5 a4 a3 a2 a1 a0	1 8 a	Number of words	Number of cycles	Flag CY	Skip condition
		+a ^a ₁₆	1	1	_	-
Operation:	(PCL) ← a6−a0		Grouping: Description	Branch open a in the ide	hin a page	: Branches to address e.

PA a /Prop	ob to oa	4450		Λ	mula	+o r)								
BA a (Brand		Jule	55 a +	Accu	IIIuia						Number of	Number of	Flog CV	Ckin condition
code	D8	0	0 0	0	0 0	D ₀		0		1	words	cycles	Flag CY	Skip condition
	1 1	a ₆	0 0 a5 a4		0 0 a2 a1	an	2	1	8	16	2	2	-	-
		uo	us u+	us	uz u	uo	2	L.	+a	<u>a</u> 16	Grouping:	Branch op	eration	
Operation:	(PCL) ←	- a6 -	a4, A3– <i>I</i>	Ao							Description	(a ₆ a ₅ a ₄ A ing the low	3 A2 A1 A0) v-order 4 b	: Branches to address determined by replac- its of the address a in h register A.
BL p, a (Bra	anch Lo	ng t	to addı	ress a	a in pa	age	p)							
Instrunction	D8	0	1 1		p2 p1	D ₀		0	3	p ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
	1 1	a ₆	a5 a4		a2 a1	1	ı	1	8 +a		2	2	_	
						1	12		+a	16	Grouping:	Branch op		
Operation:	(PCH) ← (PCL) ←	, ,									Description Note:	Branch out a in page p p is 0 to 7	o.	: Branches to address 2M1,
BLA p, a (Enstrunction code	Branch I D8	Long	g to ad		a in	D ₀	e p)	0	1	0 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 1	a6	a5 a4	рз	p2 p1		_ 	1	8 +a	p 16	2	2	_	
	(50)	(D)									Grouping:	Branch op		· Propohoo to address
Operation:	(PCH) ← (PCL) ←		-a4, A3-	-Ao)							Description Note:	(a6 a5 a4 A	3 A2 A1 A0) v-order 4 b h register A for M3428	2M1,
BM a (Bran	ch and	Mar	k to ac	ddres	s a in	pag	e 2)							
Instrunction	D8	a 6	a5 a4		a2 a1	D ₀		1	а	a 10	Number of words	Number of cycles	Flag CY	Skip condition
	1 0	au	a5 a4	as	az aı	a 0	2	L'	а	16	1	1	-	_
Operation:	(SK(SP (SP) ← (PCH) ← (PCL) ←	(SP) - 2	+ 1								Grouping: Description		ubroutine	tion in page 2 : Calls the s a in page 2.



BML p, a (E	Branch	and	Mar	·k I	onc	ı to :	ado	dres	s a i	n na	ne r) <u> </u>					
Instrunction	D8	ana	IVIGI	N L	.0116	, 10	auc	D ₀	3 4 1	η ρα	ge r	<i>)</i>		Number of	Number of	Flag CY	Skip condition
code	0 0	1	1	1	na	na	n4			0	7	r		words	cycles	l lag O1	OMP CONDITION
					p3	p2	p1	po	_			р		2	2	-	-
	1 0	a ₆	a 5	a 4	a 3	a ₂	a 1	a 0	2	1	а	а	16	Grouping:	Subroutine	call opera	ation
Operation:	(SK(SP (SP) ←															broutine :	Calls the subroutine at
	(PCH) ←	, ,	•											Note:	p is 0 to 7		2M1,
	(PCL) é		ao												p is 0 to 15	5 for M342	82M2/E2.
BMLA p, a	(Branc	h an	d M	ark	Loi	ng to	o a	ddre	ess a	in p	age	p))				
Instrunction	D8	1			0	0	0	D ₀					_	Number of words	Number of cycles	Flag CY	Skip condition
			0	1				0	2	0	5	0		2	2	-	-
	1 0	a ₆	a 5	a 4	рз	p2	p1	po	2	1	а	p	16	Grouping:	Subroutine	call opera	ation
Operation:	(SK(SP	')) ←	(PC)														Calls the subroutine at
-	(SP) ←																A ₂ A ₁ A ₀) determined
	(PCH) <i>←</i>	•														_	order 4 bits of address
	(PCL) ←	– (a6-	–a4, <i>F</i>	\3-A	A 0)									Notes	a in page p	•	
														Note:	p is 0 to 7 p is 0 to 15		
2017 (01			<u> </u>		• • •												
CCK (Chan		tem	Cloc	k t	o f(XIN))							1		T	
Instrunction	D8							D ₀					_	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	1	0	1	1	0	0	1	2	0	5	9	16	1	1	_	_
Operation:	Change	to S	TCK	= f(XIN)									Grouping:	Other oper	ration	
														Description		xecute this	ck (STCK) from f(XIN)/8 instruction at address
CLD (CLea	r port C))												•			
Instrunction	D8 0	0	0	1	0	0	0	D ₀		0	1	1		Number of words	Number of cycles	Flag CY	Skip condition
	0 0	0	0	'	U	0	U	'	2		'	<u> </u>	16	1	1	-	-
Operation:	(D) ← 1													Grouping:	Input/Outp	ut operation	on
														Description	: Clears (0)	to port D (high-impedance state).

CMA (CoN4	nlomoni	t of A		ulot	-r\									
CMA (CoM	•	OIA	ccum	uiato))					NI	- 1	Number of	Flar CV	01.50 - 0.00 - 0.00
Instrunction code	D8	0	0 1		4	D ₀			1 C 16	Number words	ΟŢ	cycles	Flag CY	Skip condition
	0 0		0 1	1	1	0 0 2	2	0	1 C 16	1		1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$									Groupin	g:	Arithmetic	operation	1
		,											one's co	emplement for registe
DEY (DEcre	ement r	egist	er Y)											
Instrunction	D8		0 1	0	1	D ₀		0	1 7	Number words	of	Number of cycles	Flag CY	Skip condition
			<u> </u>	1 1	-	· · 2	2		16	1		1	_	(Y) = 15
Operation:	(Y) ← (Y	<u>()</u> – 1								Groupin	g:	RAM addre	esses	
										Descript	ion	As a resu	lt of subtr gister Y is	e contents of register Y action, when the con 15, the next instruction
IAE (Input A	Accumu	lator	from	port	E)									
Instrunction	D8					D ₀				Number words	of	Number of	Flag CY	Skip condition
code	0 0	1	0 1	0	1	1 0	2	0	5 6 16	1		cycles 1	_	-
Operation:	(A2-A0)	← (E:	——— 2—Ео)							Groupin	a :	Input/Outp	ut operation	on
										Descript	ion	: Transfers	the conte	nts of port E to registe
IAG (Input /	Accumu	lator	from	port	G)									
Instrunction code	D8	0	1 0	1	0	D0 0 0		0	2 8 46	Number words	of	Number of cycles	Flag CY	Skip condition
			. •	1 ' 1		:	2		16	1		1	_	-
Operation:	(A) ← (C	€)								Groupin Descript		Input/Outp : Transfers A.		on nts of port G to registe



INY (INcren		egist	. .	1)				D -					Marie 1	Ni	Flor: OX	Older and aller
Instrunction code	D8	0 0	0	1	0	0	1	D ₀		0	1	3 40	Number of words	Number of cycles	Flag CY	Skip condition
		- -						:	2			16	1	1	-	(Y) = 0
Operation:	(Y) ←	- (Y) +	1										Grouping: Description	sult of ac	the content	s of register Y. As a re hen the contents o e next instruction is
LA n (Load	n in .	Accur	mul	ator)												
Instrunction code	D8	1 0	1	1	n3	n2		Do no		0	В	n lo	Number of words	Number of cycles	Flag CY	Skip condition
									2			16	1	1	_	Continuous description
Operation:	(A) ←	- n to 15											Grouping:	Arithmetic		
														register A. When the coded and struction	LA instruction is exec	the immediate field to tions are continuously I, only the first LA in- uted and other LA d continuously are
LGOP (Loc	Sic Ol	² erati	ion	betw	veer	n acc	um	ıula	tor a	and r	egist	er E)				
Instrunction	D8							Do_					Number of	Number of	Flag CY	Skip condition
code	0	0 1	0	0	0	0	0	1	2	0	4	1 16	words 1	cycles 1	_	_
Operation:	Logid	opera	ation	XOR	, OR	, AND							Grouping: Description	logic oper tween the	the logic of ation selection at the content of the	operation selected by ction register LO be s of register A and s the result in registe
LXY x, y (L	oad r	egist	er X	and	Υţ	with	x aı	nd y	<u>')</u>				•			
Instrunction code	D8	1 1	X1	1 X0	у3	y2	y1	Do yo		0	C +x	у 16	Number of words	Number of cycles	Flag CY	Skip condition
)-	, ·	y o ₂	2		+X	16	1	1	_	Continuous description
Operation:	(X) ←	- x, x =	= 0 to	ი 3									Grouping:	RAM addr	esses	
	(Y) ←	- y, y =	= 0 to	o 15									Description	register X, field to re- tions are c	and the vagister Y. W	the immediate field to alue y in the immediate Then the LXY instruc- y coded and executed

NOP (No O	Peration)					
Instrunction code	D8 D0 0 0 0 0 0 0 0 0 0 0 0	0 0 0	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 0 16	1	1	_	-
Operation:	(PC) ← (PC) + 1		Grouping:	Other oper	ation	
			Description	: No operation	on	
OEA (Outpo	ut port E from Accumulator)					
Instrunction code	D8 D0 0 1 0 0 0 0 1 0 0	0 8 4	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	_
Operation:	$(E1,E0) \leftarrow (A1,A0)$		Grouping:	Input/Outp		
			Description	: Outputs the	e contents	of register A to port E.
	ut port G from Accumulator)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 0 0 0 0 0 0 0 0 0	0 8 0 16	1	1	_	_
Operation:	(G) ← (A)		Grouping:	Input/Outp	ut operatio	n
•						of register A to port G.
POF (Powe	er OFf1)					
Instrunction code	D ₈ D ₀ 0 0 0 1 1 0 1 2	0 0 D 16	Number of words	Number of cycles	Flag CY	Skip condition
	2	16	1	1	-	_
Operation:	RAM back-up		Grouping:	Other oper	ation	
						AM back-up state.

Instrunction	te Accumulator Right) D8 D0		Number of	Number of	Flag CY	Skip condition
code		0 1 D	words	cycles		, , , , , , , ,
		16	1	1	0/1	-
Operation:	DCY DA3A2A1A0		Grouping:	Arithmetic	operation	
			Description			ntents of register A i
RB j (Rese	t Bit)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 1 1 j1 j0 2	0 4 C +j 16	words 1	cycles 1	_	_
Operation:	$(Mj(DP)) \leftarrow 0$		Grouping:	Bit operation) On	
	j = 0 to 3					ts of bit j (bit specifie
				by the va M(DP).	lue j in the	e immediate field) d
RC (Reset			1		I =	
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code		0 0 6 16	1	1	0	_
Operation:	(CY) ← 0		Grouping:	Arithmetic	operation	
			Description	: Clears (0)	to carry fla	3 CY.
RCAR (Res	set CAR flag)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
oodo		0 8 6 16	1	1	_	-
Operation:	(CAR) ← 0		Grouping:	Carrier wa	ve control o	neration
						RR output flag.

RD (Reset	port D specified by register Y)					
Instrunction code	D8 D0 0 0 0 0 1 0 1 0 0 2	0 1 4 16	Number of words	Number of cycles	Flag CY	Skip condition
	2	10	1	1	_	-
Operation:	$(D(Y)) \leftarrow 0$		Grouping:	Input/Outp	ut operation	n
	However, (Y) = 0 to 7		Description	: Clears (0) ister Y (hig		oort D specified by reg ace state).
RT (ReTurr	from subroutine)					
Instrunction	D8 D0	0 4 4	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	2	-	_
Operation:	(SP) ← (SP) − 1		Grouping:	Return ope	eration	
	$(PC) \leftarrow (SK(SP))$				rom subro	outine to the routine
RTS (ReTu	rn form subroutine and Skip) D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 0 1 0 1	0 4 5 16	words 1	cycles 2	-	Skip at uncondition
Operation:	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$		Grouping: Description		rom subro	outine to the routine, and skips the next in
CD:/Cot D	:4)					
SB j (Set B	D8 D0		Number of	Number of	Flag CY	Skip condition
	20		words	cycles	i lag o i	Omp condition
code	0 0 1 0 1 1 1 1 10 -	0 5 C	words	-,		
	0 0 1 0 1 1 1 j1 j0 2	0 5 C +j 16	1	1	-	_



SC (Set Ca	rry flag)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 2	0 0 7 16	words 1	cycles 1	1	_
0	(0)()					
Operation:	(CY) ← 1		Grouping:	Arithmetic : Sets (1) to		CV
SCAR (Set	CAR flag)					
Instrunction	D8 D0	0 8 7	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	-
Operation:	(CAR) ← 1		Grouping:	Carrier wa	ve control	operation
			Description	: Sets (1) to	port CARI	R output flag (CAR).
•	rt D specified by register Y)		1		I=: 0\(\)	
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
coue		0 1 5 16	1	1	_	-
Operation:	$(D(Y)) \leftarrow 1$		Grouping:	Input/Outp		
	(Y) = 0 to 7		Description	: Sets (1) to ter Y.	a bit of po	rt D specified by regis
	p Equal, Accumulator with immediate	data n)				
Instrunction code	D8 D0 0 0 0 1 0 0 1 0 1	0 2 5	Number of words	Number of cycles	Flag CY	Skip condition
	0 1 0 1 1 n3 n2 n1 n0 2	0 B n 16	2	2	_	(A) = n, n = 0 to 15
		10	Grouping:	Compariso		n uction when the con
Operation:	(A) = n ?		Description			equal to the value n ir

SEAM (Ski	p Equal, Accumulator with Memory)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 1 0	0 2 6 16	words	cycles		
	2	10	1	1	_	(A) = (M(DP))
Operation:	(A) = (M(DP)) ?		Grouping:	Compariso	n operatio	า
			Description			uction when the con- qual to the contents of
SNZP (Skip	o if Non Zero condition of Power dow	n flag)	I			
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(P) = 1
Operation:	(P) = 1 ?		Grouping:	Other oper	ration	
			Description			tion when P flag is "1". remains unchanged.
SNZT1 (Sk	ip if Non Zero condition of Timer 1 u	nderflow flag)				
Instrunction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code		0 4 2 16	1	cycles 1	_	(T1F) = 1
Operation:	(T1F) = 1 ?		Grouping:	Timer ope	ration	
	After skipping, (T1F) \leftarrow 0		Description	tents of T1	F flag is "1	uction when the con- ." (0) to T1F flag.
SNZT2 (Sk	ip if Non Zero condition of Timer 2 in	errupt request	⊥ flag)			
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
		1015121				
code	0 0 1 0 1 0 1 0 0 1 0	0 5 2 16	1	1	-	(T2F) = 1
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0 5 2 16	1 Grouping:	1 Timer oper		(T2F) = 1



SZB i (Skin	o if Zero, Bit)				_
Instrunction	D8 D0	Number of words	Number of cycles	Flag CY	Skip condition
0000	0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 2	1	1	-	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0? j = 0 to 3	Grouping: Description	tents of bit	next instr t j (bit spe	uction when the concified by the value j in of M(DP) is "0."
SZC (Skip i	if Zero, Carry flag)				
Instrunction	D8 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	(CY) = 0
Operation:	(CY) = 0 ?	Grouping: Description	Arithmetic Skips the tents of ca	next instr	uction when the con-
SZD (Skip i	if Zero, port D specified by register Y)	<u>'</u>			
Instrunction code	D8 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 0 2 0 2 4 16 0 0 0 1 0 1 0 1 1 1 2 0 2 B 16	2	2	_	(D(Y)) = 0 (Y) = 4 to 7
Operation:	(D(Y)) = 0 ? (Y) = 4 to 7	Grouping: Description	Input/Outp : Skips the r D specified	next instru	ction when a bit of port
T1AB (Tran	nsfer data to timer 1 and register R1 from Accumula	⊥ itor and red	ister B)		
Instrunction	D8 D0 0 0 1 0 0 0 1 1 1 1 0 0 4 7 to	Number of words	Number of cycles	Flag CY	Skip condition
Couc	0 0 1 0 0 0 1 1 1 2	1	1	-	-
Operation:	at timer 1 stop (V10=0) $ (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A) \\ (T17-T14) \leftarrow (B), (T13-T10) \leftarrow (A) \\ \text{at timer 1 operating (V10=1)} \\ (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A) $	Grouping: Description	tents of re and reload At timer 1	stop (V10 gister A ar I register R operating of register	= 0), transfers the cond register B to timer 1.1. (V10 = 1), transfers the A and register B to re-

T2AB (Tran	nsfer data to timer 2 and register R2L	from Accumula	ator and re	gister B)		
Instrunction code	D8 D0 0 1 0 0 0 1 0 0 0	0 8 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 0 16	1	1	_	-
Operation:	(R2L7–R2L4) ← (B)		Grouping:	Timer oper	ation	
•	(R2L3−R2L0) ← (A)		Description			ts of registers A and B
	(T27−T24) ← (B)					2 reload register R2L.
	(T23−T20) ← (A)					
T2HAB (Tra	ansfer data to register R2H Accumula	ator from regist	er B)			
Instrunction code	D8 D0 0 1 0 0 0 1 0 0 1	0 8 9 16	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 3 16	1	1	_	-
Operation:	(R2H7−R2H4) ← (B)		Grouping:	Timer oper	ation	
	(R2H3−R2H0) ← (A)		Description	: Transfers	the conte	nts of register A and egister R2H.
	nsfer data to timer 2 from register R2	2L)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code		0 5 3 16	words 1	cycles 1	_	-
Operation:	(T27–T24) ← (R2L7–R2L4)		Grouping:	Timer oper	ation	
•	$(T23-T20) \leftarrow (R2L3-R2L0)$		Description			nts of reload register
				R2L to time	er 2.	
TAB (Trans	fer data to Accumulator from registe	r B)				
Instrunction code	D8 D0 0 0 0 0 1 1 1 1 0 2	0 1 E 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	-
Operation:	(A) ← (B)		Grouping: Description	Register to: Transfers ister A.		ansfer ts of register B to reg-
			<u> </u>			



TAB1 (Tran	sfer data to Accumu	lator and registe	r B from timer	1)			
Instrunction code	D8	D ₀	0 5 7	Number of words	Number of cycles	Flag CY	Skip condition
		2	16	1	1	-	_
Operation:	(B) ← (T17–T14)			Grouping:	Timer oper	ation	
	(A) ← (T13–T10)			Description	: Transfers ters A and		its of timer 1 to regis-
TAB2 (Tran	sfer data to Accumu	lator and registe	r B from timer 2	<u> </u> 2)			
Instrunction code	D8	D0	0 4 0	Number of words	Number of cycles	Flag CY	Skip condition
		2	16	1	1	_	_
Operation:	(B) ← (T27–T24)			Grouping:	Timer oper	ation	
	(A) ← (T23–T20)			Description	: Transfers t ters A and l		ts of timer 2 to regis-
TABE (Tran	sfer data to Accumu	lator and registe	er B from registe	⊥ er E)			
Instrunction	D8	D ₀		Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1	0 1 0 2	0 2 A ₁₆	words 1	cycles 1	_	_
Operation:	(B) ← (ER7–ER4)			Grouping:	Register to	_	
	(A) ← (ER3–ER0)			Description	isters A and		ts of register E to reg-
TABP p (Tra	ansfer data to Accur	nulator and regis	ter B from Pro	gram memo	ory in page	p)	
Instrunction code	D8	D ₀	0 9 p	Number of words	Number of cycles	Flag CY	Skip condition
		3 P2 P1 P0 2	0 0 P 16	1	3	_ 0/1	-
Operation:	$\begin{split} SK(SP)) &\leftarrow (PC) \;, \; (SP) \\ (PCH) &\leftarrow p, p = 0 \; to \; 7, \; (When \; URS = 0, \\ (B) &\leftarrow (ROM(PC))7 \; to \; 4, \\ When \; URS = 1, \\ (CY) &\leftarrow (ROM(PC))8 \\ (B) &\leftarrow (ROM(PC))7 \; to \; 4, \\ (SP) &\leftarrow (SP) - 1, \; (PC) &\leftarrow (SP) + 1, \; (SP) &\leftarrow (SP) + 1, \; (SP) &\leftarrow (SP)$	PCL) \leftarrow (DR2-DR0, A) $(A) \leftarrow$ (ROM(PC))3 to $(A) \leftarrow$ (ROM(PC))3 to	0 0	A when URS ROM pattern fied by regist Transfers bit	s 7 to 4 to reg flag is cleare in address (ters A and D i 8 of ROM pat	gister B and to "0." TDR2 DR1 In page p.	nd bits 3 to 0 to register hese bits 7 to 0 are the DRo A3 A2 A1 A0) speci- sferred to flag CY when
Note:	p is 0 to 7 for M34282M p is 0 to 15 for M34282I			_			instruction is executed). instruction is executed.)

TAM į (Trai	nsfer data to Accumulator from Mem	nory)				
Instrunction	D8 D0	0 6 4 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	-
Operation:	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 3		Grouping: Description	register A performed	ferring the , an exclu between re mediate fie	fer contents of M(DP) to sive OR operation is egister X and the valueld, and stores the re
TAY (Trans	sfer data to Accumulator from registe	er Y)				
Instrunction code		0 1 F ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	_	_
Operation:	$(A) \leftarrow (Y)$		Grouping: Description	Register to Transfers t ter A.		ansfer s of register Y to regis
TBA (Trans	sfer data to register B from Accumul	ator)				
Instrunction code		0 0 E 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	_
Operation:	(B) ← (A)		Grouping: Description	Register to Transfers t ter B.		ansfer s of register A to regis
TDA (Trans	sfer data to register D from Accumul	ator)				
	-	<u></u>	Number of	Number of	Flag CY	Skip condition
Instrunction			words	cycles		·
Instrunction code	0 0 0 1 0 1 0 0 1	0 2 9 16		cycles 1	_	



TEAB (Tran	nsfer data to register E from Accumul	ator and regist	er B)			
Instrunction code	D8 D0 0 0 0 0 1 1 0 1 0	0 1 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	-
Operation:	$(ER7\text{-}ER4) \leftarrow (B)$		Grouping:	Register to	register tr	ansfer
	(ER3–ER0) ← (A)		Description	: Transfers	the conte	nts of register A and
				register B t	o register	E.
TLOA (Tran	nsfer data to register LO from Accumi	ulator)				
Instrunction	D8 D0 0 0 1 0 1 1 0 0 0	0 5 8 46	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	-
Operation:	$(LO1, LO0) \leftarrow (A1, A0)$		Grouping:	Other opera	ation	
			Description	: Transfers t operation s		s of register A to logic gister LO.
TPU0A (Tra	ansfer data to register PU0 from Accu	ımulator)				
Instrunction	D8 D0	,	Number of	Number of	Flag CY	Skip condition
code	0 1 0 0 0 1 1 1 1 2	0 8 F ₁₆	words	cycles 1	_	
				-		
Operation:	$(PU03-PU00) \leftarrow (A3-A0)$		Grouping:	Other oper	ation	
			Description	: Transfers t up control		ts of register A to pull- JO.
TPU1A (Tra	ansfer data to register PU1 from Accu	ımulator)				
Instrunction code	D8 D0 0 1 1 1 0 0	0 8 E	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	_
Operation:	(PU13–PU10) ← (A3–A0)		Grouping: Description	Other oper : Transfers t up control	he conten	ts of register A to pull- I1.

T\/4 A /Tros	afar data ta ragistar \/4 frags Assume	·latar\				
	nsfer data to register V1 from Accumu	liator)	I		[FL 0)/	
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 0 1 0 1 1 1 2	0 5 B ₁₆	1	1	_	_
Operation:	()/40)/40) / (A0 A0)		Grouping:	Timer oper	ration	
Operation.	$(V12-V10) \leftarrow (A2-A0)$					s of register A to regis-
				ter V1.		
TV2A (Trar	nsfer data to register V2 from Accumu	ılator)				
Instrunction	D8 D0	0 5 1	Number of words	Number of cycles	Flag CY	Skip condition
		0 3 A 16	1	1	_	-
Operation:	(V23−V20) ← (A3−A0)		Grouping:	Timer oper	ration	
			Description	: Transfers t	the content	s of register A to regis-
TVA /Tuesa	for data to no size a V form A constant)				
	fer data to regiser Y from Accumulate	or)			1	
Instrunction	D8 Do		Number of words	Number of cycles	Flag CY	Skip condition
code		0 0 C 16	1	1	_	_
Operation:	(Y) ← (A)		Grouping:	Register to	register tra	ansfer
						s of register A to regis-
URSC (Set	s Upper ROM Code reference enable	e flag)				
Instrunction	D8 D0 0 1 0 0 0 0 0 1 0		Number of words	Number of cycles	Flag CY	Skip condition
		0 8 2 16	1	1	-	_
Operation:	(URS) ← 1		Grouping:	Other oper	ation	
					nost signific	eant ROM code refer- 6) to "1."



WRST (Wa	D8			, ,		D ₀					Number of	Number of	Flag CY	Skin condition
code		0	0 0	4	1 1		1			_	words	cycles	Flag C1	Skip condition
oodo	0 0	101	0 0	1	1 1	1	2	0	0	F16	1	1	_	-
Operation:	(WDF1)	<i>←</i> 0									Grouping:	Other oper	ation	
•	,											•		og timer flag (WDF1).
XAM j (eXc	hange .	 Accu	mulato	or ar	nd Me	mor	y dat	ta)						
Instrunction code	D8	1	1 0	0	0 j1	Do jo]	0	6	i]	Number of words	Number of cycles	Flag CY	Skip condition
						1,	2			16	1	1	_	_
Operation:	(A) ←	→ (M(C	P))								Grouping:	RAM to reg	gister trans	fer
	$(X) \leftarrow (X)$		DR(j)								Description			e contents of M(DP
	j = 0 to	3												egister A, an exclusive
														ormed between regis
													_	in the immediate field in register X.
XAMD j (e)		 e Acc	umula	tor a	and M	emo	orv d	ata ar	nd D	ecrer	nent reaiste	er Y and sk	ip)	
Instrunction	D8					D ₀	, ,				Number of	Number of	Flag CY	Skip condition
code	0 0	1	1 0	1	1 j ₁	jo	1	0	6	C <u>L</u> 16	words	cycles		·
						,,	2		-	Ŀ J16	1	1	_	(Y) = 15
Operation:	(A) ←→	(M(D	P))								Grouping:	RAM to reg	gister trans	fer
-	$(X) \leftarrow (X)$										Description			e contents of M(DP
	j = 0 to													egister A, an exclusive ormed between regis
	(Y) ← (`	′) – 1												in the immediate field
														in register X. contents of register Y
														action, when the con
												tents of reg		15, the next instruction
					a al 11.1a			40.00	م ما ام			is skipped.	`	
VAMI:/oV	oh on a o	Λ oo:	.mlot		11(1) 1\/16	HIOI	y ua	ia ani	u inc	reme	Number of	Number of	Flag CY	Skip condition
		Accu	ımulat	or a	ia ivic	Dο				3 16	words	cycles	l lag O1	Skip condition
Instrunction	D8					D ₀		lo l	6					
Instrunction			ımulat 1 0	or a	0 j1	j ₀	2	0	6	16	1	1	_	(Y) = 0
Instrunction code	D8	1	1 0				2	0	6 _	16	Grouping:	RAM to reg		fer
Instrunction code	D8 0	1) (M(D	1 0 P))				2	0	6	16		RAM to reg	anging th	fer e contents of M(DP
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftarrow \\ (X) \longleftarrow (X) \longrightarrow (X) $	1 (M(D X)EXC 3	1 0 P))				2	0	6	16	Grouping:	RAM to rec : After exch with the co	anging th	fer e contents of M(DP egister A, an exclusive
XAMI j (eXo	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftarrow \\ (X) \longleftarrow (X) \longrightarrow (X) $	1 (M(D X)EXC 3	1 0 P))]2	0	6	16	Grouping:	RAM to rec : After exch with the co OR operat ter X and t	anging the ntents of r ion is perf he value j	fer e contents of M(DP egister A, an exclusive ormed between regis in the immediate field
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftarrow \\ (X) \longleftarrow (X) \longrightarrow (X) $	1 (M(D X)EXC 3	1 0 P))				2	0	6	16	Grouping:	RAM to rec : After exch with the co OR operat ter X and t and stores	anging the ntents of reion is perfection is perfection is the value is the result	fer e contents of M(DP egister A, an exclusive ormed between regis in the immediate field in register X.
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftarrow \\ (X) \longleftarrow (X) \longrightarrow (X) $	1 (M(D X)EXC 3	1 0 P))				2	0	6	16	Grouping:	RAM to rec : After exch with the co OR operat ter X and t and stores Adds 1 to t	anging th ntents of r ion is perf he value j the result he content	fer e contents of M(DP) egister A, an exclusive ormed between regis in the immediate field in register X. s of register Y. As a re
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftarrow \\ (X) \longleftarrow (X) \longrightarrow (X) $	1 (M(D X)EXC 3	1 0 P))				2	0	6	<u>-</u> 116	Grouping:	RAM to rec : After exch with the co OR operat ter X and t and stores Adds 1 to t sult of add	ntents of r ion is perf he value j the result he content dition, w	fer e contents of M(DF egister A, an exclusiv ormed between regis in the immediate field in register X.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (INDEX BY FUNCTION)

Parameter						lr	nstru	ıctio	n co	de				er of	er of	
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Dз	D2	D ₁	D ₀		adeo otati	cimal ion	Number of words	Number of cycles	Function
	TAB	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
ē	ТВА	0	0	0	0	0	1	1	1	0	0	0	Ε	1	1	(B) ← (A)
transf	TAY	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
egister	TYA	0	0	0	0	0	1	1	0	0	0	0	С	1	1	(Y) ← (A)
Register to register transfer	TEAB	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	$(ER_7 - ER_4) \leftarrow (B) \; (ER_3 - ER_0) \leftarrow (A)$
Regis	TABE	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	$(B) \leftarrow (ER_7 - ER_4) (A) \leftarrow (ER_3 - ER_0)$
	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
	LXY x, y	0	1	1	X 1	X 0	уз	y 2	y 1	y 0	0	C +x	-	1		$(X) \leftarrow x, x = 0 \text{ to } 3$ $(Y) \leftarrow y, y = 0 \text{ to } 15$
RAM addresses	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1
<u> </u>	DEY	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	0	0	1	1	0	0	1	j1	jo	0	6	4 +j	1	1	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$ j = 0 to 3
ansfer	ХАМ ј	0	0	1	1	0	0	0	j1	jo	0	6	j	1		$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) \to (X) \to$
RAM to register transfer	XAMD j	0	0	1	1	0	1	1	j1	jo	0	6	C +j	1		$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) EXOR(j)$ $j = 0 \text{ to } 3$ $(Y) \longleftrightarrow (Y) - 1$
	XAMI j	0	0	1	1	0	1	0	j1	jo	0	6	8 +j	1		$ \begin{aligned} &(A) \longleftrightarrow (M(DP)) \\ &(X) \longleftrightarrow (X) \ EXOR(j) \\ &j = 0 \ to \ 3 \\ &(Y) \longleftrightarrow (Y) + 1 \end{aligned} $



Skip condition	Carry flag CY	Detailed description
-	_	Transfers the contents of register B to register A.
_	_	Transfers the contents of register A to register B.
-	_	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of registers A and B to register E.
-	-	Transfers the contents of register E to registers A and B.
-	-	Transfers the contents of register A to register D.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed
		and other LXY instructions coded continuously are skipped.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (CONTINUED)

Parameter						lı	nstru	ıctio	n co	de				r of s	r of s	
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Dз	D ₂	D ₁	D ₀		adec otatio	imal on	Number of words	Number of cycles	Function
	LA n	0	1	0	1	1	nз	n ₂	n1	n ₀	0	В	n	1	1	(A) ← n n = 0 to 15
	ТАВР р	0	1	0	0	1	рз	p2	p1	po	0	9	p	1	3	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p, p=0 \text{ to } 7 \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ When URS=0, $(B) \leftarrow (ROM(PC))7 \text{ to } 4$ $(A) \leftarrow (ROM(PC))3 \text{ to } 0$ When URS=1, $(CY) \leftarrow (ROM(PC))8$ $(B) \leftarrow (ROM(PC))7 \text{ to } 4$ $(A) \leftarrow (ROM(PC))7 \text{ to } 4$ $(A) \leftarrow (ROM(PC))3 \text{ to } 0$ $(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$
tion	АМ	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithr	A n	0	1	0	1	0	nз	n ₂	n1	n o	0	Α	n	1	1	$(A) \leftarrow (A) + n$ n = 0 to 15
	SC	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	SZC	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	1	1			1	0	1	D	1	1	\rightarrow CY \rightarrow A ₃ A ₂ A ₁ A ₀
	LGOP	0	0	1	0	0	0	0	0	1	0	4	1	1	1	Logic operation instruction XOR, OR, AND

Note: p is 0 to 7 for M34282M1, p is 0 to 15 for M34282M2/E2.



		,
Skip condition	Carry flag CY	Detailed description
Continuous description	_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	0/1	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to "0." These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) specified by registers A and D in page p. Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to "1" (after the URSC instruction is executed). (One of stack is used when the TABP p instruction is executed.)
-	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
_	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
_	-	Stores the one's complement for register A's contents in register A.
_	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	_	Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (CONTINUED)

Parameter		Instruction code							er of ds er of es							
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Dз	D2	D1	D ₀		adec otati		Number of words	Number of cycles	Function
	SB j	0	0	1	0	1	1	1	j1	jo	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	1	0	0	1	1	j1	jo	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bit	SZB j	0	0	0	1	0	0	0	j1	jo	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
<u> </u>	SEAM	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ? n = 0 to 15
Cor		0	1	0	1	1	nз	n ₂	n1	n ₀	0	В	n			11 - 0 10 13
	Ва	1	1	a 6	a 5	a 4	a 3	a 2	a ₁	a 0	1	8 +a	а	1	1	(PCL) ← a6-a0
	BL p, a	0	0	0	1	1	рз	p ₂	p 1	p ₀	0	3	р	2	2	(РСн) ← р (РС∟) ← a6–a0 (Note)
ration		1	1	a 6	a 5	a 4	a 3	a 2	a ₁	a 0	1	8 +a	а			
Branch operation	ва а	0	0	0	0	0	0	0	0	1	0	0	1	2	2	(PCL) ← (a6–a4, A3–A0)
Braı		1	1	a 6	a 5	a 4	a 3	a 2	a ₁	a 0	1	8 +a	а			
	BLA p, a	0	0	0	0	1	0	0	0	0		1	0	2	2	(PCH) ← p (PCL) ← (a6–a4, A3–A0)
		1	1	a 6	a 5	a4	рз	p ₂	p1	p ₀	1	8 +a	р			(Note)

Note: p is 0 to 7 for M34282M1, p is 0 to 15 for M34282M2/E2.

Skip condition	Carry flag CY	Detailed description
-	_	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
_	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch within a page: Branches to address (a ₆ a ₅ a ₄ A ₃ A ₂ A ₁ A ₀) determined by replacing the low-order 4 bits of the address a in the identical page with register A.
_	_	Branch out of a page: Branches to address (a ₆ a ₅ a ₄ A ₃ A ₂ A ₁ A ₀) determined by replacing the low-order 4 bits of the address a in page p with register A.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (CONTINUED)

Parameter		Instruction code												er of	er of	
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Dз	D ₂	D ₁	D ₀		adeo otati	imal on	Number of words	Number of cycles	Function
	ВМ а	1	0	a 6	a 5	a 4	аз	a 2	a1	a 0	1	а	а	1	1	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_6-a_0$
peration	BML p, a	0	0	1	1	1	рз	p ₂	p 1	p ₀	0	7	р	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$
Subroutine operation		1	0	a 6	a 5	a 4	аз	a 2	a1	a 0	1	а	а			(PCL) ← a6–a0 (Note)
Su	BMLA p, a	0	0	1	0	1	0	0	0	0	0	5	0	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$
		1	0	a 6	a 5	a 4	рз	p ₂	p1	po	1	а	p			(PCH) ← p (PCL) ← (a6-a4, A3-A0) (Note)
beration	RT	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$
Return operation	RTS	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$
	T1AB	0	0	1	0	0	0	1	1	1	0	4	7	1	1	at timer 1 stop (V10=0) $(R17-R14) \leftarrow (B)$, $(R13-R10) \leftarrow (A)$ $(T17-T14) \leftarrow (B)$, $(T13-T10) \leftarrow (A)$ at timer 1 operating (V10=1) $(R17-R14) \leftarrow (B)$, $(R13-R10) \leftarrow (A)$
u	TAB1	0	0	1	0	1	0	1	1	1	0	5	7	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
peratic	TV1A	0	0	1	0	1	1	0	1	1	0	5	В	1	1	$(V12-V10) \leftarrow (A2-A0)$
Timer operation	SNZT1	0	0	1	0	0	0	0	1	0	0	4	2	1	1	$(T1F) = 1$? After skipping the next instruction $(T1F) \leftarrow 0$
	T2AB	0	1	0	0	0	1	0	0	0	0	8	8	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T27-T24) \leftarrow (B)$, $(T23-T20) \leftarrow (A)$

Note: p is 0 to 7 for M34282M1, and p is 0 to 15 for M34282M2/E2.



Skip condition	Carry flag CY	Detailed description
_	_	Call the subroutine in page 2: Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-	_	Call the subroutine: Calls the subroutine at address (a6 a5 a4 A3 A2 A1 A0) determined by replacing the low-order 4 bits of address a in page p with register A.
-	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
_	_	At timer 1 stop (V10 = 0), transfers the contents of register A and register B to timer 1 and reload
		register R1.
		At timer 1 operating (V1 ₀ = 1), transfers the contents of register A and register B to reload register R1.
_	_	Transfers the contents of timer 1 to registers A and B.
_	_	Transfers the contents of register A to registers V1
(T1F) = 1	_	Transfers the contents of register A to registers V1.
		Skips the next instruction when the contents of T1F flag is "1."
		After skipping, clears (0) to T1F flag.
_	_	Transfers the contents of register A and register B to timer 2 and reload register R2L.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (CONTINUED)

		Instruction code											ir of sr of sr of sr of sr			
Mnemonic	D8	D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀				Numbe	Numbe cycle	Function	
TAB2	0	0	1	0	0	0	0	0	0	0	4	0	1	1	$(B) \leftarrow (T27-T24), (A) \leftarrow (T23-T20)$	
TV2A	0	0	1	0	1	1	0	1	0	0	5	Α	1	1	(V23−V20) ← (A3−A0)	
SNZT2	0	0	1	0	1	0	0	1	0	0	5	2	1	1	(T2F) = 1? After skipping the next instruction $(T2F) \leftarrow 0$	
Т2НАВ	0	1	0	0	0	1	0	0	1	0	8	9	1	1	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$	
T2R2L	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$	
SCAR	0	1	0	0	0	0	1	1	1	0	8	7	1	1	(CAR) ← 1	
RCAR	0	1	0	0	0	0	1	1	0	0	8	6	1	1	(CAR) ← 0	
CLD	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 0	
RD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 7$	
SD	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 7$	
SZD	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ?	
	0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 4 to 7	
OEA	0	1	0	0	0	0	1	0	0	0	8	4	1	1	(E1, E0) ← (A1, A0)	
IAE	0	0	1	0	1	0	1	1	0	0	5	6	1	1	$(A_2-A_0) \leftarrow (E_2-E_0)$	
OGA	0	1	0	0	0	0	0	0	0	0	8	0	1	1	$(G) \leftarrow (A)$	
IAG	0	0	0	1	0	1	0	0	0	0	2	8	1	1	$(A) \leftarrow (G)$	
	TAB2 TV2A SNZT2 T2HAB T2R2L SCAR RCAR CLD RD SD SZD OEA IAE OGA	TAB2 0 TV2A 0 SNZT2 0 T2HAB 0 T2R2L 0 SCAR 0 RCAR 0 SD 0 SD 0 SZD 0 OEA 0 IAE 0 OGA 0	TAB2 0 0 0 TV2A 0 0 0 SNZT2 0 0 1 T2HAB 0 1 T2R2L 0 0 0 SCAR 0 1 RCAR 0 1 RCAR 0 0 0 SD 0 0 SZD 0 0 0 SZD 0 0 0 OEA 0 1 IAE 0 0	D8 D7 D6 TAB2 0 0 1 TV2A 0 0 1 SNZT2 0 0 1 T2HAB 0 1 0 SCAR 0 1 0 RCAR 0 1 0 RD 0 0 0 SD 0 0 0 SZD 0 0 0 OEA 0 1 0 OEA 0 1 0 IAE 0 1 0 OGA 1 0 1	D8 D7 D6 D5 TAB2 0 0 1 0 TV2A 0 0 1 0 SNZT2 0 0 1 0 T2HAB 0 1 0 0 SCAR 0 1 0 0 RCAR 0 1 0 0 RD 0 0 0 0 SD 0 0 0 0 SZD 0 0 0 0 OEA 0 0 0 1 OEA 0 0 0 0 IAE 0 0 0 0 OGA 0 1 0 0	Mnemonic Image: Color of the properties of t	Mnemonic Image: Color of the c	Mnemonic Image: Color of the c	Mnemonic Image: Color of the late of t	Mnemonic Dragation Dragation <th< td=""><td> Mnemonic Da Da Da Da Da Da Da Mara Da Da Da Da Da Da Da </td><td> Minemonic Mine</td><td> Minemonic Mine</td><td> Mnemonic Mas Mas </td><td>TAB2</td></th<>	Mnemonic Da Da Da Da Da Da Da Mara Da Da Da Da Da Da Da	Minemonic Mine	Minemonic Mine	Mnemonic Mas Mas	TAB2	



Skip condition	Carry flag CY	Detailed description
-	_	Transfers the contents of timer 2 to registers A and B.
-	_	Transfers the contents of register A to registers V2.
(T2F) = 1	_	Skips the next instruction when the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
-	_	Transfers the contents of register A and register B to reload register R2H.
-	_	Transfers the contents of reload register R2L to timer 2.
-	-	Sets (1) to port CARR output flag (CAR).
-	_	Clears (0) to port CARR output flag (CAR).
_	-	Clears (0) to port D (high-impedance state).
_	-	Clears (0) to a bit of port D specified by register Y (high-impedance state).
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 (Y) = 4 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0."
-	_	Outputs the contents of register A to port E.
_	-	Transfers the contents of port E to register A.
_	_	Outputs the contents of register A to port G.
_	_	Transfers the contents of port G to register A.

Parameter						Ir	nstru	ıctio	n co	de				ir of ir of is			
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Dз	D ₂	D ₁	D ₀	1	adec otati		Number of words	Number of cycles	Function	
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1	
	POF	0	0	0	0	0	1	1	0	1	0	0	D	1	1	RAM back-up	
	SNZP	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?	
eration	ССК	0	0	1	0	1	1	0	0	1	0	5	9	1	1	STCK changes to f(XIN)	
Other operation	TLOA	0	0	1	0	1	1	0	0	0	0	5	8	1	1	(LO ₁ , LO ₀) ← (A ₁ , A ₀)	
	URSC	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(URS) ← 1	
	TPU0A	0	1	0	0	0	1	1	1	1	0	8	F	1	1	(PU03–PU00) ← (A3–A0)	
	TPU1A	0	1	0	0	0	1	1	1	0	0	8	Е	1	1	(PU13−PU10) ← (A3−A0)	
	WRST	0	0	0	0	0	1	1	1	1	0	0	F	1	1	(WDF1) ← 0	

Skip condition	Carry flag CY	Detailed description
-	-	No operation
_	_	Puts the system in RAM back-up state.
(P) = 1	_	Skips the next instruction when P flag is "1." After skipping, P flag remains unchanged.
_	-	System clock (STCK) changes to f(XIN) from f(XIN)/8. Execute this CCK instruction at address 0 in page 0.
-	_	Transfers the contents of register A to the logic operation selection register LO.
_	_	Sets the most significant ROM code reference enable flag (URS) to "1."
-	_	Transfers the contents of register A to register PU0.
-	-	Transfers the contents of register A to register PU1.
_	_	Initializes the watchdog timer flag (WDF1).

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

INSTRUCTION CODE TABLE

101	i (OO	1101	- 001	<u> </u>	ADLE			1											
	D8-D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000 10111	
D3- \	Hex.	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BL	TAB2	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	ВМ	В
0001	1	ВА	CLD	SZB 1	BL	LGOP	_	XAM 1	BML	_	TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	ВМ	В
0010	2	_	_	SZB 2	BL	SNZT1	SNZT2	XAM 2	BML	URSC	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	ВМ	В
0011	3	SNZP	INY	SZB 3	BL	_	T2R2L	XAM 3	BML	_	TABP 3	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	ВМ	В
0100	4	_	RD	SZD	BL	RT	_	TAM 0	BML	OEA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	ВМ	В
0101	5	_	SD	SEAn	BL	RTS	_	TAM 1	BML	_	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	ВМ	В
0110	6	RC		SEAM	BL		IAE	TAM 2	BML	RCAR	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	ВМ	В
0111	7	SC	DEY	_	BL	T1AB	TAB1	TAM 3	BML	SCAR	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	ВМ	В
1000	8			IAG	BL*	_	TLOA	XAMI 0	BML*	T2AB	TABP 8*	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	ВМ	В
1001	9	_	_	TDA	BL*	_	ССК	XAMI 1	BML*	T2HAB	TABP 9*	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	ВМ	В
1010	А	AM	TEAB	TABE	BL*	_	TV2A	XAMI 2	BML*	_	TABP 10*	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	ВМ	В
1011	В	AMC	_	_	BL*		TV1A	XAMI 3	BML*	_	TABP 11*	A 11	LA 11	LXY 011	LXY 1,11	LXY 2,11	LXY 3,11	ВМ	В
1100	С	TYA	СМА	_	BL*	RB 0	SB 0	XAMD 0	BML*	_	TABP 12*	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	ВМ	В
1101	D	POF	RAR	_	BL*	RB 1	SB 1	XAMD 1	BML*		TABP 13*	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	ВМ	В
1110	E	TBA	TAB	_	BL*	RB 2	SB 2	XAMD 2	BML*	TPU1A	TABP 14*	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	ВМ	В
1111	F	WRST	TAY	SZC	BL*	RB 3	SB 3	XAMD 3	BML*	TPU0A	TABP 15*	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D8–D4 show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked "–."

The codes for the second word of a two-word instruction are described below.

	Т	The second word										
BL	1	1 a a a	aaaa									
BML	1	0 a a a	aaaa									
BA	1	1 a a a	aaaa									
BLA	1	1 a a a	рррр									
BMLA	1	0 a a a	рррр									
SEA	0	1011	nnnn									
SZD	0	0010	1011									

* cannot be used in the M34282M1.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REGISTER STRUCTURE

	Timer control register V1	at	t reset : 0002	at RAM back-up : 0002	W				
V12	Corrier ways output outp control hit	0	Auto-control output by timer 1 is invalid						
V 12	Carrier wave output auto-control bit	1	Auto-control output by timer 1 is valid						
V1 ₁	Timer 1 count source selection bit	0	Carrier wave output	it (CARRY)					
V 11	Timer i count source selection bit	1	Bit 5 of watchdog to	imer (WDT)					
\/4-	Times 4 control bit	0	Stop (Timer 1 state	e retained)					
V10	Timer 1 control bit	1	Operating						

	Timer control register V1	at	reset: 00002	at RAM back-up : 00002	W				
V13	Carrier ways "H" interval expansion bit	0	To expand "H" interval is invalid						
V 13	Carrier wave "H" interval expansion bit	1	To expand "H" inte	To expand "H" interval is valid (when V22=1 selected)					
V12	Coming ways apparetian function control his	0	Carrier wave gener	Carrier wave generation function invalid					
V 12	12 Carrier wave generation function control bit		Carrier wave generation function valid						
V1 ₁	Times 2 count course calestian hit	0	f(XIN)						
V I 1	Timer 2 count source selection bit	1	f(Xin)/2						
\/4-	Timer 2 central hit	0	Stop (Timer 2 state	e retained)					
V10	Timer 2 control bit	1	Operating						

Lo	gic operation selection register LO	at reset : 002		t reset : 002	at RAM back-up : 002	W
		LO ₁	LO ₀		Logic operation function	
LO ₁	O1		0	Exclusive logic OR operation (XOR)		
	Logic operation selection bits	0	1	OR operation (OR)		
LO ₀		1	0	AND operation (AND)		
		1	1	Not available		

Pull-down control register PU0		at reset : 00002		at RAM back-up : state retained	W
DLIO	Ports G ₂ , G ₃ pull-down transistor control	0	Pull-down transisto	or OFF, key-on wakeup invalid	
PU03 bit		1	Pull-down transistor ON, key-on wakeup valid		
DI IO-	Ports G ₀ , G ₁ pull-down transistor control	trol 0 Pull-down transistor OFF, key-on wakeup invalid		r OFF, key-on wakeup invalid	
PU02	PU02 bit		Pull-down transisto	r ON, key-on wakeup valid	
PU0 ₁	Dort C. well down transister control hit	0	Pull-down transisto	r OFF, key-on wakeup invalid	
PU01	Port E ₁ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		
PU00	D . F . II	0	Pull-down transistor OFF, key-on wakeup invalid		
P000	Port E ₀ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		

	Pull-down control register PU1	at reset : 00002		at RAM back-up : state retained W	
DUIA	Dort D. will down transister central hit	0	Pull-down transisto	r OFF, key-on wakeup invalid	
PU13 Port D7 pull-down transistor control bit		1	Pull-down transisto	r ON, key-on wakeup valid	
DUIA	PU12 Port D ₆ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
PU12		1	Pull-down transistor ON, key-on wakeup valid		
PU1 ₁	Port D ₅ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
PUI1	Port Ds pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		
PU1 ₀	Port D4 pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
PU10		1	Pull-down transistor ON, key-on wakeup valid		

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 5	V
Vı	Input voltage		-0.3 to VDD+0.3	V
Vo	Output voltage		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS

(Ta = -20 °C to 85 °C, V_{DD} = 1.8 V to 3.6 V, unless otherwise noted)

Cumbal	Symbol Parameter		O a a little a a		Unit		
Symbol			Conditions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage			1.8		3.6	V
VRAM	RAM back-up voltage (at	RAM back-up mode)		1.1		3.6	V
Vss	Supply voltage				0		V
Vін	"H" level input voltage Po	rts D4–D7, E, G	VDD = 3.0 V	0.7Vdd		Vdd	V
Vін	"H" level input voltage XIN	ı	VDD = 3.0 V	0.8Vpp		Vdd	V
VIL	"L" level input voltage Po	rts D4–D7, E, G	VDD = 3.0 V	0		0.2VDD	V
VIL	"L" level input voltage XIN		VDD = 3.0 V	0		0.2VDD	V
loн(peak)	"H" level peak output curr	ent Ports D, E ₁ , G	VDD = 3.0 V			-4	mA
loн(peak)	"H" level peak output curr	ent Port Eo	VDD = 3.0 V			-24	mA
loн(peak)	"H" level peak output curr	ent CARR	VDD = 3.0 V			-20	mA
loL(peak)	"L" level peak output curr	ent CARR	VDD = 3.0 V			4	mA
Iон(avg)	"H" level average output	current Ports D, E ₁ , G	VDD = 3.0 V			-2	mA
Iон(avg)	"H" level average output	current Port E ₀	VDD = 3.0 V			-12	mA
Iон(avg)	"H" level average output	current CARR	VDD = 3.0 V			-10	mA
lo _L (avg)	"L" level average output o	current CARR	VDD = 3.0 V			2	mA
f(XIN)	System clock frequency	when STCK = f(XIN)/8 selected	Ceramic resonance			4	MHz
		when STCK = f(XIN) selected	Ceramic resonance			500	kHz
VDET	Voltage drop detection circuit detection voltage			1.10		1.80	V
			Ta=25 °C	1.40	1.50	1.56	
TDET	Voltage drop detection circuit low voltage		When supply voltage passes		0.2	1.2	ms
	determination time		the detected voltage at ±50V/s.				
TPON	Power-on reset circuit val	lid power source rising time	VDD = 0 to 2.2 V			1	ms

Note: The average output current ratings are the average current value during 100 ms.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS

(Ta = -20 °C to 85 °C, V_{DD} = 3 V, unless otherwise noted)

Cumbal	Parameter	Test conditions		Unit		
Symbol		rest conditions	Min.	Тур.	Max.	Ullit
Vol	"L" level output voltage Port CARR	IoL = 2 mA			0.9	V
Vol	"L" level output voltage Хоит	IoL = 0.2 mA			0.9	V
Vон	"H" level output voltage Ports D, E1, G	Iон = −2 mA	2.1			V
Vон	"H" level output voltage Port Eo	lон = −12 mA	1.5			V
Vон	"H" level output voltage CARR	Iон = −10 mA	1.0			V
Vон	"H" level output voltage Хоит	Iон = −0.2 mA	2.1			V
lı∟	"L" level input current Ports D4-D7, E, G	Vı = Vss			-1	μΑ
Іін	"H" level input current Ports E ₀ , E ₁	VI = VDD			1	μΑ
		Pull-down transistor in off-state				
loz	Output current at off-state Ports D, E0, E1, G	Vo = Vss			-1	μΑ
Idd	Supply current (when operating)	f(XIN) = 4.0 MHz		400	800	μΑ
		f(XIN) = 500 kHz		250	500	μΑ
	Supply current (at RAM back-up)			1	3	μΑ
		Ta = 25 °C		0.1	0.5	μΑ
R PH	Pull-down resistor value Ports D4-D7, E, G	VDD = 3 V, VI = 3 V	75	150	300	kΩ
Rosc	Feedback resistor value between XIN-XOUT		700		3200	kΩ

BASIC TIMING DIAGRAM

Parameter	Machine cycle Pin name	Mi		Mi	+1	
System clock	STCK					
Ports D, E, G output	D0-D7,E0,E1 G0-G3	X				X
Ports D, E, G input	D4-D7 E0-E2 G0-G3		X		X	

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4282 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 10 shows the product of built-in PROM version. Figure 27 and 28 show the pin configurations of built-in PROM versions. The One Time PROM version has pin-compatibility with the mask ROM version.

Table 10 Product of built-in PROM version

Product	PROM size	RAM size	Package	ROM type	
Troduct	(X 9 bits)	(X 4 bits)	1 ackage		
M34282E2GP	2048 words	64 words	20P2E/F-A	One Time PROM [shipped in blank]	




Fig. 27 Pin configuration of built-in PROM version



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(1) PROM mode (serial input/output)

The M34282E2GP has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM and VPP to "H" after connecting wires as shown in Figure 28 and powering on the VDD pin, and then applying 12.5V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Refer to the "Mitsubishi Microcomputer Development Support Tools" Hompage (http://www.tool-spt.maec.co.jp/index_e.htm).

about the serial programmer for the Mitsubishi single-chip microcomputers.




Fig. 28 Pin configuration of built-in PROM version (continued)

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(2) Functional outline

In the PROM mode, data is transferred with the clocksynchronous serial input/output. The input data is read through the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse. The output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse. Data is transferred in units of 8 bits. In the first transfer, the command code is input. Then, address input or data input/output is performed according to the contents of the command code. Table 11 shows the software command used in the PROM mode. The following explains each software command.

Table 11 Software command


Number of transfer	First command	Second	Third	Farreth	
Command	code input	Second	ITIIIG	Fourth	
Read	1516	Read address L (input)	Read address H (input)	Read data L (output)	
Program	2516	Program address L (input)	Program address H (input)	Program data L (input)	
Program verify	3516	Program address L (input)	Program address H (input)	Program data L (input)	

Number of transfer Command	Fifth	Sixth	Seventh
Read	Read data H (output)		
Program	Program data H (input)		
Program verify	Program data H (input)	Verify data L (output)	Verify data H (output)

(3) Read

Input the command code 15₁₆ in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the \overline{PGM} pin to "L." When this is done, the contents of input address is read and stored into the internal data latch.

When the \overline{PGM} pin is released back to "H" and serial clock is input to the SCLK pin, the low-order 8 bits and high-order 8 bits of read data which have been stored into the data latch, are serially output from the SDA pin.



Note: When outputting the read data, the SDA pin is switched for output at the first falling of the serial clock. The SDA pin is placed in the high-impedance state during the th(c-E) period after the last rising edge of the serial clock (at the 16th bit).

Fig. 29 Timing at reading



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(4) Program

Input command code 25₁₆ in the first transfer. Proceed and input the low-order 8 bits and high-order 8 bits of the address and the low-order 8 bits and high-order 8 bits of program data,

and pull the $\overline{\text{PGM}}$ pin to "L." When this is done, the program data is programmed to the specified address.




Fig. 30 Timing at programming

(5) Program verify

Input command code 3516 in the first transfer. Proceed and input the low-order 8 bits and high-order 8 bits of the address and the low-order 8 bits and high-order 8 bits of program data, and pull the $\overline{\text{PGM}}$ pin to "L." When this is done, the program data is programmed to the specified address. Then, when the $\overline{\text{PGM}}$ pin is pulled to "L" again after it is released back to "H," the address programmed with the program command is read

and verified and stored into the internal data latch. When the PGM pin is released back to "H" and serial clock is input to the SCLK pin, the verify data that has been stored into the data latch is serially output from the SDA pin.





Fig. 31 Timing at program verifying



PROGRAM ALGORITHM FLOW CHART




TIMING REQUIREMENT CONDITION AND SWITCHING CHARACTERISTICS

 $(Ta = 25 \, ^{\circ}C, \, V_{DD} = 4.0 \, V, \, V_{PP} = 12.5 \, V)$

Symbol	Parameter	Lin	nits	Unit
Symbol	raiametei	Min.	Max.	
tсн	Serial transfer width time	2.0		μs
tcr	Read wait time after transfer	2.0		μs
twr	Read pulse width	500		ns
trc	Transfer wait time after read	2.0		μs
tcp	Program wait time after transfer	2.0		μs
twp	Program pulse width	0.19	0.21	ms
towp	Added program pulse width	0.19	5.25	ms
tc(ck)	SCLK input cycle time	1.0		μs
tw(ckh)	SCLK "H" pulse width	450		ns
tw(ckl)	SCLK "L" pulse width	450		ns
tr(CK)	SCLK rising time	40		ns
tf(CK)	SCLK falling time	40		ns
td(C-Q)	SDA output delay time	0	180	ns
th(C-Q)	SDA output hold time	0		ns
th(C-E)	SDA output hold time (only for 16th bit)	100		ns
tsu(D-C)	SDA input set-up time	60		ns
th(C-D)	SDA input hold time	180		ns

TIMING DIAGRAM



Measurement condition

Output timing voltage: VOL = 0.8 V, VOH = 2.0 V Input timing voltage: VIL = 0.2 VDD, VIH = 0.8 VDD

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

(6) Notes on handling

- A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version, Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 32 before using is recommended.





Fig. 32 Flow of writing and test of the product shipped in blank

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

PACKAGE OUTLINE

20P2E/F-A

Plastic 20pin 225mil SSOP




20P2E/F-A (20-PIN SSOP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	
l l	

Please choose one of the marking types below (A, B), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi IC Catalog Name



Customer's Parts Number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name and Mitsubishi lot number

Mitsubishi IC catalog name and Mitsubishi lot number

- Notes 1: The mark field should be written right aligned.
 - 2: The fonts and size of characters are standard Mitsubishi type.
 - 3 : Customer's Parts Number can be up to 4 characters: Only 0 to 9, A to Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Renesas Technology Corp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

Keep safety first in your circuit designs!

Mitsubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples
- contained in these materials.

 All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi
- All information contained in these materials, including product data, diagrams and charts, represent information or products at the time of publication of these materials, and are subject to change by mitisubish Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitisubish Electric Corporation or an authorized Mitisubish Electric Corporation bearing product distributor for the latest product information before purchasing a product listed herein.

 Mitisubish Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitisubish Electric Corporation or an authorized Mitisubish Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The prior written approval of Mitisubish Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

- approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST

4282 GROUP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	000619
1.1	Page 12 (2) Precautions revised.	000725
	Page 13 (3) Timer 1, (4) Timer 2 revised.	
	Page 22 ③ Timer revised.	
1.2	Pages 7, 8, 14, 18, 21: Character fonts errors revised.	000823
1.3	All pages:	010703
	"PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change." eliminated.	
	Page 1: Product name table; "Under development" eliminated.	
	Page 9: 48 words \times 4 bits (128 bits) \rightarrow 48 words \times 4 bits (192 bits)	
	Page 21: ROM ORDERING METHOD revised.	
	Page 61: "Mitsubishi Microcomputer Development Support Tools" Hompage	
	(http://www.tool-spt.m <u>es</u> c.co.jp/index_e.htm)	
	\rightarrow (http://www.tool-spt.maec.co.jp/index_e.htm)	