

18-Bit, 2.5 LSB INL, 100 kSPS SAR ADC

Preliminary Technical Data

AD7678

FEATURES

18 Bits Resolution with No Missing Codes No Pipeline Delay (SAR architecture)

Differential Input Range: $\pm V_{REF}$ (V_{REF} up to 5V)

Throughput: 100 kSPS

INL: ± 2.5 LSB Max (± 9.5 ppm of Full-Scale) Dynamic Range : 103 dB Typ ($V_{REF} = 5V$) S/(N+D): 100 dB Typ @ 2 kHz ($V_{REF} = 5V$)

THD: -115 dB Typ @ 2 kHz

Parallel (18,16 or 8bits bus) and Serial 5V/3V Interface

SPI/QSPI/MICROWIRE/DSP Compatible

On-board Reference Buffer Single 5 V Supply Operation

Power Dissipation: 14 mW @ 100 kSPS

136 μW @ 1 kSPS

Power-Down Mode: 7 µW Max

Package: 48-Lead Quad Flat Pack (LQFP)

48-Lead Frame Chip Scale Package (LFCSP)

Pin-to-Pin Compatible with the AD7676/AD7679/AD7674

APPLICATIONS

CT Scanners
High Dynamic Data Acquisition
Geophone and hydrophone sensor
Sigma-Delta replacement (low power, multichannel)
Instrumentation
Spectrum Analysis
Medical Instruments

GENERAL DESCRIPTION

The AD7678 is a 18-bit, 100 kSPS, charge redistribution SAR, fully differential analog-to-digital converter that operates from a single 5 V power supply. The part contains a high-speed 18-bit sampling ADC, an internal conversion clock, an internal reference buffer, error correction circuits, and both serial and parallel system interface ports.


The AD7678 is hardware factory calibrated and is comprehensively tested to ensure such ac parameters as signal-to-noise ratio (SNR) and total harmonic distortion (THD), in addition to the more traditional dc parameters of gain, offset, and linearity.

It is fabricated using Analog Devices' high-performance, 0.6 micron CMOS process and is available in a 48-lead LQFP or a 48-lead LFCSP with operation specified from -40°C to +85°C.

REV. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



PulSAR Selection

Type / kSPS	100 - 250	500 - 100	800 - 1000
Pseudo Differential	AD7651 AD7660/61	AD7650/52 AD7664/66	AD7653 AD7667
True Bipolar	<u>AD7663</u>	<u>AD7665</u>	<u>AD7671</u>
True Differential	<u>AD7675</u>	<u>AD7676</u>	<u>AD7677</u>
18 Bit	<u>AD7678</u>	<u>AD7679</u>	<u>AD7674</u>
Multichannel/ Simultaneous		AD7654 AD7655	

PRODUCT HIGHLIGHTS

- High resolution and Fast Throughput
 The AD7678 is a 100 kSPS, charge redistribution,
 18-bit SAR ADC (no latency).
- 2. Excellent accuracy

logic.

The AD7678 has a maximum integral nonlinearity of 2.5 LSB with no missing 18-bit code.

3. Single-Supply Operation

The AD7678 operates from a single 5 V supply and can typically dissipate only 14 mW at 100kSPS. Its power dissipation decreases with the throughput to, for instance, $136\mu W$ at 1kSPS. It consumes 7 μW maximum when in power-down.

Serial or Parallel Interface
 Versatile parallel (18, 16 or 8 bits bus) or 2-wire serial
 interface arrangement compatible with both 3 V or 5 V

 $\begin{tabular}{lll} \textbf{AD7678--SPECIFICATIONS} & (-40^{\circ}\text{C to } +85^{\circ}\text{C}, V_{REF} = 4.096\text{V}, AVDD = DVDD= 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.) \\ \end{tabular}$

Parameter	Conditions	Min	Typ	Max	Unit
RESOLUTION		18			Bits
ANALOG INPUT Voltage Range Operating Input Voltage Analog Input CMRR Input Current Input Impedance	$\begin{array}{c} V_{\rm IN+} - V_{\rm IN-} \\ V_{\rm IN+}, V_{\rm IN-} \ \ {\rm to} \ \ {\rm AGND} \\ f_{\rm IN} = TBD \ {\rm kHz} \\ TBD \ {\rm kSPS} \ Throughput \end{array}$	-V _{REF} -0.1	TBD TBD alog Input Section	+V _{REF} AVDD	V V dB μA
THROUGHPUT SPEED Complete Cycle Throughput Rate		0		1 0 1 0 0	μs kSPS
DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise Gain Error, T _{MIN} to T _{MAX} ² Gain Error Temperature Drift Zero Error, T _{MIN} to T _{MAX} ² Zero Error Temperature Drift Power Supply Sensitivity	$V_{REF}=5V$ $AVDD = 5 V \pm 5\%$	-2.5 -1 18	0.7 ±TBD ±TBD ±TBD ±TBD	+2.5 +1.5 ±TBD ±TBD	LSB ¹ LSB Bits LSB % of FSR ppm/°C LSB ppm/°C
AC ACCURACY Signal-to-Noise Dynamic range Spurious Free Dynamic Range	$f_{IN} = 2 \text{ kHz}, V_{REF} = 5V$ $V_{REF} = 4.096V$ $f_{IN} = 10 \text{ kHz}$ $f_{IN} = 45 \text{ kHz}$ $V_{IN+} = V_{IN-} = V_{REF}/2 = 2.5V$ $f_{IN} = 2 \text{ kHz}$		101 99 TBD TBD 103 115		dB ³ dB dB dB dB
Total Harmonic Distortion Signal-to-(Noise+Distortion) -3 dB Input Bandwidth	$\begin{aligned} f_{IN} &= 10 \text{ kHz} \\ f_{IN} &= 45 \text{ kHz} \\ f_{IN} &= 2 \text{ kHz} \\ f_{IN} &= 10 \text{ kHz} \\ f_{IN} &= 45 \text{ kHz} \\ f_{IN} &= 2 \text{ kHz}, \\ f_{IN} &= 2 \text{ kHz}, -60 \text{ dB Input} \end{aligned}$		TBD TBD -115 TBD TBD 100 40 TBD		dB dB dB dB dB dB dB
			1 B D		MHZ
SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response Overvoltage recovery	Full-Scale Step		2 TBD	8.5 8.5	ns ps rms μs μs
REFERENCE External Reference Voltage Range REF Voltage with reference buffer Reference Buffer Input Voltage Range REFBUFIN Input Current REF Current Drain	REF REFBUFIN = 2.5V REFBUFIN 100 kSPS Throughput	2.5 4.05 1.5 -1	4.096 4.096 2.5 TBD	AVDD 4.15 TBD +1	V V V μA μ A
DIGITAL INPUTS Logic Levels V _{IL} V _{IH} I _{IL} I _{IH}		-0.3 +2.0 -1 -1		+0.8 DVDD + 0.3 +1 +1	V V μΑ μΑ
DIGITAL OUTPUTS Data Format Pipeline Delay Vol. Voh	I_{SINK} = 1.6 mA I_{SOURCE} = -500 μ A	or Serial 18-Bits Results Available Im pleted Conversion		V	

REV. PrC -2-

AD7678

Parameter	Conditions	Min	Typ	Max	Unit	
POWER SUPPLIES						
Specified Performance						
AVDD		4.75	5	5.25	V	
DVDD		4.75	5	5.25	V	
OVDD		2.7		DVDD+0.	34 V	
Operating Current	100 kSPS Throughput					
AVDD			TBD		m A	
$DVDD^{5}$			TBD		m A	
$OVDD^5$			TBD		μΑ	
Power Dissipation ⁵	PDBUF low @100 kSPS		19		mW	
•	PDBUF high @100 kSPS		14	TBD	mW	
	PDBUF high @1 kSPS		136		μW	
	In Power-Down Mode ⁶			7	μW	
TEMPERATURE RANGE ⁷						
Specified Performance	T_{MIN} to T_{MAX}	-40		+85	°C	

NOTES

Specifications subject to change without notice.

TIMING SPECIFICATIONS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{AVDD} = \text{DVDD} = 5 \text{ V}, \text{ OVDD} = 2.7 \text{ V to } 5.25 \text{ V}, \text{ unless otherwise noted.})$

	Symbol	Min	Typ	Max	Unit
REFER TO FIGURES 12 AND 13					
Convert Pulsewidth	t_1	5			ns
Time Between Conversions	t ₂	10			μs
CNVST LOW to BUSY HIGH Delay	t ₃			30	ns
BUSY HIGH All Modes Except in Master Serial Read After	t ₄			1.5	μs
Convert					
Aperture Delay	t ₅		2		ns
End of Conversion to BUSY LOW Delay	t ₆	10			ns
Conversion Time	t ₇			1.5	μs
Acquisition Time	t ₈	8.5			μs
RESET Pulsewidth	t ₉	10			ns
REFER TO FIGURES 14, 15, AND 16 (Parallel Interface Modes)					
CNVST LOW to Data Valid Delay	t ₁₀			1.5	μs
Data Valid to BUSY LOW Delay	t ₁₁	45			ns
Bus Access Request to Data Valid	t ₁₂			40	ns
Bus Relinquish Time	t ₁₃	5		15	ns

 $^{^1}LSB$ means Least Significant Bit. With the ± 4.096 V input range, one LSB is 31.25 μV .

²See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

³All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.

⁴The max should be the minimum of 5.25V and DVDD+0.3V.

⁵Tested in parallel reading mode.

⁶With all digital inputs forced to DVDD or DGND respectively.

⁷Contact factory for extended temperature range.

TIMING SPECIFICATIONS (continued)

	Symbol	Min	Typ	Max	Unit
REFER TO FIGURES 18 AND 19 (Master Serial Interface Modes) ¹					
CS LOW to SYNC Valid Delay	t ₁₄			10	ns
CS LOW to Internal SCLK Valid Delay	t ₁₅			10	ns
CS LOW to SDOUT Delay	t ₁₆			10	ns
CNVST LOW to SYNC Delay	t ₁₇		525		ns
SYNC Asserted to SCLK First Edge Delay ²	t ₁₈	3			ns
Internal SCLK Period ²	t ₁₉	25		40	ns
Internal SCLK HIGH ²	t ₂₀	12			ns
Internal SCLK LOW ²	t ₂₁	7			ns
SDOUT Valid Setup Time ²	t ₂₂	4			ns
SDOUT Valid Hold Time ²	t ₂₃	2			ns
SCLK Last Edge to SYNC Delay ²	t ₂₄	3			
CS HIGH to SYNC HI-Z	t ₂₅			10	ns
CS HIGH to Internal SCLK HI-Z	t ₂₆			10	ns
CS HIGH to SDOUT HI-Z	t ₂₇			10	ns
BUSY HIGH in Master Serial Read after Convert ²	t ₂₈		See Table	I	μs
CNVST LOW to SYNC Asserted Delay	t ₂₉		1.5		μs
SYNC Deasserted to BUSY LOW Delay	t ₃₀		25		ns
REFER TO FIGURES 20 AND 22 (Slave Serial Interface Modes)					
External SCLK Setup Time	t ₃₁	5			ns
External SCLK Active Edge to SDOUT Delay	t ₃₂	3		18	ns
SDIN Setup Time	t ₃₃	5			ns
SDIN Hold Time	t ₃₄	5			ns
External SCLK Period	t ₃₅	25			ns
External SCLK HIGH	t ₃₆	10			ns
External SCLK LOW	t ₃₇	10			ns

NOTES

Specifications subject to change without notice.

Table I. Serial clock timings in Master Read after Convert

DIVSCLK[1]		0	0	1	1	unit
DIVSCLK[0]		0	1	0	1	
SYNC to SCLK First Edge Delay Minimum	t ₁₈	3	17	17	17	ns
Internal SCLK Period minimum	t ₁₉	25	50	100	200	ns
Internal SCLK Period Maximum	t ₁₉	40	70	140	280	ns
Internal SCLK HIGH Minimum	t ₂₀	12	22	50	100	ns
Internal SCLK LOW Minimum	t ₂₁	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t ₂₂	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t ₂₃	2	4	30	89	ns
SCLK Last Edge to SYNC Delay Minimum	t ₂₄	3	60	140	300	ns
Busy High Width Maximum	t ₂₈	2.25	2.75	3.75	6	μs

 $^{^{1}}$ In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C_{L} of 10 pF; otherwise, the load is 60 pF maximum. 2 In serial master read during convert mode. See Table I for serial master read after convert mode.

ABSOLUTE MAXIMUM RATINGS¹


NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²See Analog Input section.

 3 Specification is for device in free air: 48-Lead LQFP: θ_{JA} = 91°C/W, θ_{JC} = 30°C/W.

⁴Specification is for device in free air: 48-Lead LFCSP: $\theta_{IA} = 26$ °C/W.



*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD C_L OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK Outputs, $C_L = 10 \text{ pF}$




Figure 2. Voltage Reference Levels for Timing

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7678AST	−40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7678ASTRL	−40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7678ACP	−40°C to +85°C	Chip Scale (LFCSP)	CP-48
AD7678ACPRL	−40°C to +85°C	Chip Scale (LFCSP)	CP-48
EVAL-AD7678CB ¹		Evaluation Board	
EVAL-CONTROL BRD2 ²		Controller Board	

NOTES

¹This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes.

²This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.


CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7678 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. PrC -5-

PIN CONFIGURATION 48-Lead LQFP and 48-Lead LFCSP (ST-48 and CP-48)



PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Type	Description							
1, 44	AGND	P	Analog Power Ground	Analog Power Ground Pin.						
2, 47	AVDD	P	Input Analog Power I		5 V.					
6-7,	NC		No Connect.							
40-42,45										
3	MODE0	DI	Data Output Interface mode Selection.							
4	MODE1	DI	Data Output Interface	Data Output Interface mode Selection:						
			- 1.000	110000	1100001					
			Interface MODE #	MODE0	MODE1	Description 19 his Insuface				
			0	0 0	0	18-bit Interface 16-bit Interface				
			2	1	0	Byte Interface				
			3	1	1	Serial Interface				
5	$D0/OB/\overline{2C}$	DI/O				Bit 0 of the parallel port data				
						all other modes, this pin allows				
						When $OB/\overline{2C}$ is HIGH, the 3 is inverted resulting in a two's				
			complement output from			s is inverted resulting in a two s				
8	D1/A0	DI/O				Bit 1 of the parallel port data				
						the form in which data is				
			output as shown in Ta							
9	D2/A1	DI/O				face mode), this pin is Bit 2 of				
						this input pin controls the form				
1.0	D3	DO	in which data is outpu			Die 2 of the Devellal Doort				
10	נע	DO				Bit 3 of the Parallel Port less of the interface mode.				
11,12	D[4:5]or	DI/O								
,			In all modes except MODE=3, these pins are Bit 4 and Bit 5 of the Parallel Port Data Output Bus.							
	DIVSCLK[0:1]		In MODE=3 (serial i	node), when E	XT/INT is LOW	V, and RDC/SDIN is LOW,				
						part of the serial port, are used				
						clocks the data output. In other				
13	D6	DI/O	serial modes, these pir			Bit 6 of the Parallel Port				
13	D0	D1/0	Data Output Bus.	IODE=3, tills (output is used as	Dit 0 of the farallel fort				
	or EXT/ INT		_	ıl mode), this i	nput, part of the	serial port, is used as a digital				
						data clock. With EXT/INT tied				
						. With EXT/ $\overline{\text{INT}}$ set to a logic				
				synchronized t	o an external clo	ock signal connected to the				
1.4	D.7	DI/O	SCLK input.	IODE-2 dela		Die 7 - f el - D 11-1 D e				
14	D7	DI/O	Data Output Bus.	IODE=3, this (output is used as	Bit 7 of the Parallel Port				
	or INVSYNC			ıl mode), this i	nput, part of the	serial port, is used to select the				
						is active HIGH. When HIGH,				
			SYNC is active LOW	<i>'</i> .	-	•				
15	D8	DI/O	_	MODE=3, this of	output is used as	Bit 8 of the Parallel Port				
	Dancer II		Data Output Bus.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	. 6.1					
	or INVSCLK					serial port, is used to invert the				
16	D9	DI/O	SCLK signal. It is act			Bit 9 of the Parallel Port				
10	D 9	DI/O	Data Output Bus.	IODL-3, uns c	output is used as	Dit 9 of the Farance Fort				
	or RDC/SDIN		When MODE=3 (serial mode), this input, part of the serial port, is used as either							
			external data input or			pending on the state of				
			EXT/ĪNT							
						as a data input to daisy chain				
						a single SDOUT line. The				
						a delay of 18 SCLK periods				
			after the initiation of When EXT/INT is L.			ect the read mode. When				
		L	,, nen 221/11/1 15 L	· 11, 11, 11, 11, 11, 11, 11, 11, 11, 11	i, io asca to sell	tot the read mode. When				

AD7678

DGND	P P P P DO	RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete. Input/Output Interface Digital Power Ground. Input/Output Interface Digital Power. Nominally at the same supply than the supply of the host interface (5 V or 3 V). Should not exceed DVDD by more than 0.3V. Digital Power. Nominally at 5 V. Digital Power Ground. In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port Data Output Bus. When MODE=3 (serial mode), this output, part of the serial port, is used as a serial
OVDD DVDD DGND D10	P P P	complete. Input/Output Interface Digital Power Ground. Input/Output Interface Digital Power. Nominally at the same supply than the supply of the host interface (5 V or 3 V). Should not exceed DVDD by more than 0.3V. Digital Power. Nominally at 5 V. Digital Power Ground. In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port Data Output Bus.
OVDD DVDD DGND D10	P P P	Input/Output Interface Digital Power Ground. Input/Output Interface Digital Power. Nominally at the same supply than the supply of the host interface (5 V or 3 V). Should not exceed DVDD by more than 0.3V. Digital Power. Nominally at 5 V. Digital Power Ground. In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port Data Output Bus.
OVDD DVDD DGND D10	P P P	Input/Output Interface Digital Power. Nominally at the same supply than the supply of the host interface (5 V or 3 V). Should not exceed DVDD by more than 0.3V. Digital Power. Nominally at 5 V. Digital Power Ground. In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port Data Output Bus.
DVDD DGND D10	P	of the host interface (5 V or 3 V). Should not exceed DVDD by more than 0.3V. Digital Power. Nominally at 5 V. Digital Power Ground. In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port Data Output Bus.
DGND D10	P	Digital Power. Nominally at 5 V. Digital Power Ground. In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port Data Output Bus.
D10		In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port Data Output Bus.
	DO	Data Output Bus.
or SDOUT		When MODE=3 (serial mode), this output, part of the serial port, is used as a serial
		data output synchronized to SCLK. Conversion results are stored in an on-chip
		register. The AD7678 provides the conversion result, MSB first, from its internal shift register. The data format is determined by the logic level of $OB/\overline{2C}$.
		In serial mode, when EXT/\overline{INT} is LOW, SDOUT is valid on both edges of SCLK. In serial mode, when EXT/\overline{INT} is HIGH:
		If INVSCLK is LOW, SDOUT is updated on SCLK rising edge and valid on the next falling edge.
		If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the
Dii	DIIO	next rising edge.
DII	D1/O	In all modes except MODE=3, this output is used as the Bit 11 of the Parallel
or SCLV		Port Data Output Bus. When MODE=3 (serial mode), this pin, part of the serial port, is used as a serial
of SCLK		data clock input or output, dependent upon the logic state of the EXT/INT pin. The
		active edge where the data SDOUT is updated depends upon the logic state of the
		INVSCLK pin.
D12	DO	In all modes except MODE=3, this output is used as the Bit 12 of the Parallel
		Port Data Output Bus.
or SYNC		When MODE=3 (serial mode), this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT/INT = Logic
		LOW). When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while SDOUT output is valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while
D12	DO	SDOUT output is valid. In all modes except MODE=3, this output is used as the Bit 11 of the Parallel
D15	ו	Port Data Output Bus.
or RDERROR		In MODE=3 (serial mode) and when EXT/ $\overline{\text{INT}}$ is HIGH, this output, part of the
		serial port, is used as a incomplete read error flag. In slave mode, when a data read is started and not complete when the following conversion is complete, the
		current data is lost and RDERROR is pulsed high.
		Bit 14 to Bit 17 of the Parallel Port Data output bus. These pins are always outputs regard less of the interface mode.
BUSY	DO	Busy Output. Transitions HIGH when a conversion is started, and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register.
DGND	D	The falling edge of BUSY could be used as a data ready clock signal. Must be tied to digital ground.
	I	Read Data. When \overline{CS} and \overline{RD} are both LOW, the interface parallel or serial output
KD	D1	bus is enabled.
\overline{CS}	DI	Chip Select. When \overline{CS} and \overline{RD} are both LOW, the interface parallel or serial output
		bus is enabled. \overline{CS} is also used to gate the external clock.
RESET	DI	Reset Input. When set to a logic HIGH, reset the AD7678. Current conversion if any
		is aborted. If not used, this pin could be tied to DGND.
PD	DI	Power-Down Input. When set to a logic HIGH, power consumption is reduced and
		conversions are inhibited after the current one is completed.
CNVST	DI	Start Conversion. If $\overline{\text{CNVST}}$ is held HIGH when the acquisition phase (t ₈) is complete, the next falling edge on $\overline{\text{CNVST}}$ puts the internal sample/hold into the hold state and initiates a conversion. If $\overline{\text{CNVST}}$ is held LOW when the acquisition phase (t ₈) is complete, the internal sample/hold is put into the hold state and a conversion is
	or SYNC D13 or RDERROR D[14:17] BUSY DGND RD CS RESET	or SCLK D12 DO or SYNC DO D13 DO or RDERROR DO D[14:17] DO BUSY DO DGND PDI DI CS DI RESET DI PD DI

-8- REV. PrC

AD7678

Pin No.	Mnemonic	Type	Description
36	AGND	P	Must be tied to analog ground.
37	REF	ΑI	Reference Input Voltage and Internal Reference Buffer Output. Apply an external
			reference on this pin if the internal reference buffer is not used. Should be decoupled
			effectively with or without the internal buffer.
38	REFGND	ΑI	Reference Input Analog Ground.
39	IN-	ΑI	Differential Negative Analog Input.
43	IN+	ΑI	Differential Negative Analog Input.
46	REFBUFIN	ΑI	Reference Buffer Input Voltage. The internal reference buffer has a fixed gain. It
			outputs 4.096V typically when 2.5V is applied on this pin.
48	PDBUF	DI	Allows choice of buffering reference. When LOW, the buffer is selected. When
			HIGH, the buffer is switched off.

NOTES

AI = Analog Input

AI/O = Bidirectional Analog

AO = Analog Output

DI = Digital Input

DI/O = Bidirectional Digital DO = Digital Output

P = Power

Table II. Data Bus Interface Definition

MODE	MODE0	MODE1	D 0/ O B/2C	D1/A0	D2/A1	D[3]	D[4:9]	D[10:11]	D[12:15]	D[16:17]	DESCRIPTION
0	0	0	R[0]	R[1]	R[2]	R[3]	R[4:9]	R[10:11]	R[12:15]	R[16:17]	18-Bit Parallel
1	0	1	$OB/\overline{2}\overline{C}$	A0:0	R[2]	R[3]	R[4:9]	R[10:11]	R[12:15]	R[16:17]	16-Bit High Word
1	0	1	$OB/\overline{2}\overline{C}$	A0:1	R[0]	R[1]		All	Zeros		16-Bit Low Word
2	1	0	$OB/\overline{2}\overline{C}$	A0:0	A1:0	All	Hi-Z	R[10:11]	R[12:15]	R[16:17]	8-Bit HIGH Byte
2	1	0	$OB/\overline{2}\overline{C}$	A0:0	A1:1	All	Hi-Z	R[2:3]	R[4:7]	R[8:9]	8-Bit MID Byte
2	1	0	$OB/\overline{2}\overline{C}$	A0:1	A1:0	All	Hi-Z	R[0:1]	All Z	eros	8-Bit LOW Byte
2	1	0	$OB/\overline{2}\overline{C}$	A0:1	A1:1	All	Hi-Z	All	Zeros	R[0:1]	8-Bit LOW Byte
3	1	1	$OB/\overline{2}\overline{C}$	A	All Hi-Z			Serial I	nterface		Serial Interface

R[0:17] is the 18-bit ADC value stored in its output register.

REV. PrC -9-

DEFINITION OF SPECIFICATIONS

Integral nonlinearity error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale". The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Differential nonlinearity error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Gain error

The first transition (from 000...00 to 000...01) should occur for an analog voltage 1/2 LSB above the nominal –full scale (-4.095991 V for the ±4.096V range). The last transition (from 111...10 to 111...11) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (4.095977 V for the ±4.096V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Zero error

The zero error is the difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

Spurious free dynamic range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective number of bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula:

ENOB =
$$(S/[N+D]_{dB} - 1.76)/6.02)$$

and is expressed in bits.

Total harmonic distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Dynamic range

Dynamic range is the ratio of the rms value of the full scale to the rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels.

Signal-to-noise ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal to (noise + distortion) ratio (S/[N+D])

S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in decibels.

Aperture delay

Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the $\overline{\text{CNVST}}$ input to when the input signal is held for a conversion.

Transient response

The time required for the AD7678 to achieve its rated accuracy after a full-scale step function is applied to its input.

-10- REV. PrC

Typical Performance Characteristics- AD7678 To Be Supplied To Be Supplied TPC 4. Differential Nonlinearity vs. Code TPC 1. Integral Nonlinearity vs. Code To Be Supplied To Be Supplied TPC 2. Histogram of 131,072 Conversions of a DC Input TPC 5. Histogram of 131,072 Conversions of a DC Input at the Code Transition at the Code Center To Be Supplied To Be Supplied

TPC 3. Typical Positive INL Distribution (TBD Units)

TPC 6. Typical Negative INL Distribution (TBD Units)

REV. PrC -11-

AD7678	
To Be Supplied	To Be Supplied
TPC 7. Typical INL and DNL vs Temperature	TPC 10. Typical INL and DNL vs Sampling rate
To Be Supplied	To Be Supplied
TPC 8. FFT	TPC 11. SNR, S/(N+D) and ENOB vs. Frequency
To Be Supplied	To Be Supplied

TPC 9. FFT after digital filtering

TPC 12. THD, SFDR and Harmonics vs. Frequency

AD7678				
To Be Supplied	To Be Supplied			
TPC 13. SNR, S/(N+D) and THD vs. Input Level	TPC 16.Operating Current vs. Sampling Rate			
To Be Supplied	To Be Supplied			
TPC 14. SNR, S/(N+D) and ENOB vs Temperature	TPC 17. Power-Down Operating Currents vs. Temperature			
To Be Supplied	To Be Supplied			

TPC 15. THD, SFDR and Harmonics vs Temperature

TPC 18. Positive and Negative Full Scale, Offset and Reference Buffer Gain vs. Temperature

REV. PrC -13-

AD7678
To Be Supplied
TPC 19.Positive and Negative Full Scale, Offset and Reference Buffer Gain vs. Supply .
To Be Supplied

TPC 20. Typical Delay vs. Load Capacitance CL

-14- REV. PrC




Figure 3. ADC Simplified Schematic

CIRCUIT INFORMATION

The AD7678 is a very fast, low-power, single-supply, precise 18-bit analog-to-digital converter (ADC) using successive approximation architecture.

The AD7678 linearity and dynamic range are similar or better than many sigma-delta ADCs. With the advantages of its succesive architecture which ease multiplexing and reduce power with throughput, it can be used advantageously in applications usually using sigma-delta ADCs.

The AD7678 provides the user with an on-chip track/hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7678 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP or a tiny LFCSP packages that combines space savings and allows flexible configurations as either serial or parallel interface. The AD7678 is a pinto-pin-compatible with the AD7676, AD7679, AD7674.

CONVERTER OPERATION

The AD7678 is a successive approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 18 binary weighted capacitors which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to AGND via SW₊ and SW₋. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on IN+ and IN- inputs. When the acquisition phase is complete and the CNVST input goes low, a conversion phase is initiated. When the conversion phase begins, SW₊ and SW₋ are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the REFGND input. Therefore, the differential voltage between the inputs IN+ and IN- captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each

element of the capacitor array between REFGND or REF, the comparator input varies by binary weighted voltage steps ($V_{REF}/2$, $V_{REF}/4\ldots V_{REF}/262144$). The control logic toggles these switches, starting with the MSB first, in order to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings BUSY output low.

Transfer Functions

Except in 18 Bit interface mode, using the $OB/\overline{2C}$ digital input, the AD7678 offers two output codings: straight binary and two's complement. The ideal transfer characteristic for the AD7678 is shown in Figure 4 and Table III.

REV. PrC –15–




Figure 4. ADC Ideal Transfer Function


Table I. Output Codes and Ideal Input Voltages

	Digital Output Code				
	Hexa				
Description	Analog Input V _{REF} = 4.096V	Straight Binary	Two's Comple- ment		
FSR -1 LSB FSR - 2 LSB Midscale + 1 LSB Midscale Midscale - 1 LSB -FSR + 1 LSB -FSR	4.095962 V 4.095924 V 31.25μV 0 V -31.25μV -4.095962 V -4.096 V	3FFFF ¹ 3FFFE 20001 20000 1FFFF 00001 00000 ²	1FFFF ¹ 1FFE 00001 00000 3FFFF 20001 20000 ²		

NOTES

 $^{1}This$ is also the code for overrange analog input $(V_{\rm IN+}-V_{\rm IN-}$ above $V_{\rm REF}-V_{\rm REFGND})$.

 2This is also the code for underrange analog input (V $_{\rm IN+}$ – V $_{\rm IN-}$ below -V $_{\rm REF}$ + V $_{\rm REFGND})$.



Note 1 : See Voltage Reference Input Section.

Note 2: CREF is 10 µF ceramic capacitor or low esr tantalum. Ceramic size 1206 Panasonic ECJ-3xB0J106 is recommended. See Voltage Reference Input Section.

Note 3 : Optional circuitry for hardware gain calibration.

Note 4 : The AD8021 is recommended. See Driver Amplifier Choice Section.

Note 5 : Option. See Power Supply Section.

Figure 5. Typical Connection Diagram (internal reference buffer, serial interface).

TYPICAL CONNECTION DIAGRAM

Figure 5 shows a typical connection diagram for the AD7678. Different circuitry shown on this diagram are optional and are discussed below.

Analog Inputs

Figure 6 shows a simplified analog input section of the AD7678.




Figure 6. AD7678 simplified Analog Input.

The diodes shown in Figure 6 provide ESD protection for the inputs. Care must be taken to ensure that the analog input signal never exceeds the absolute ratings on these inputs. This will cause these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 120 mA maximum. This condition could eventually occur when the input buffer's (U1) or (U2) supplies are different from AVDD. In such case, an input buffer with a short-circuit current limitation can be used to protect the part.

This analog input structure is a true differential structure. By using these differential inputs, signals common to both inputs are rejected as shown in Figure 7 which represents the typical CMRR over frequency.




Figure 7. Analog Input CMRR vs. Frequency

During the acquisition phase, for AC signals, the AD7678 behaves like a one pole RC filter consisted of the equivalent resistance R+ , R- and C_S . The resistors R+ and R- are typically 3.1 $k\Omega$ and are lumped component made up of some serial resistor and the on resistance of the switches. The capacitor C_S is typically 60 pF and is mainly the ADC sampling capacitor. This one pole filter with a typical -3dB cutoff frequency of 850 kHz reduces undesirable aliasing effect and limits the noise coming from the inputs.

Because the input impedance of the AD7678 is very high, the AD7678 can be driven directly by a low impedance source without gain error.

Driver Amplifier Choice

Although the AD7678 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7678 analog input circuit have to be able together to settle for a full-scale step the capacitor array at a 18-bit level (0.0004%). In the amplifier's datasheet, the settling at 0.1% or 0.01% is more commonly specified. It could significantly differ from the settling time at 18 bit level and, therefore, it should be verified prior to the driver selection. The tiny op-amp AD8021 which combines ultra low noise and a high gain bandwidth meets this settling time requirement.
- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7678. The noise coming from the driver is filtered by the AD7678 analog input circuit one-pole low-pass filter made by R₊, R₋ and C_S. The SNR degradation due to the amplifier is:

$$SNR_{LOSS} = 20LOG \left(\frac{25}{\sqrt{625 + \pi f_{-3dB} (NeN)^2}} \right)$$

where:

 f_{3dB} is the -3dB input bandwidth in MHz of the AD7678 (0.85 MHz)

N is the noise factor of the amplifiers (1 if in buffer configuration)

 e_N is the equivalent input noise voltage of each op-amp in $nV/(Hz)^{1/2}$

For instance, a driver with an equivalent input noise of $6nV/\sqrt{Hz}$ like the AD8610 and configured as a buffer, thus with a noise gain of +1, the SNR degrades by only 0.6 dB.

• The driver needs to have a THD performance suitable to that of the AD7678.

The <u>AD8021</u> meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type.

REV. PrC –17–

The <u>AD8022</u> could also be used where dual version is needed and gain of 1 is used.

The <u>AD829</u> is another alternative where high frequency (above 100 kHz) performances is not required. In gain of 1, it requires a 82pF compensation capacitor.

The <u>AD8610</u> is also another option where low bias current is needed in low frequency applications.

Single to Differential Driver

For applications using unipolar analog signals, a single-ended to differential driver will allow for a differential input into the part. The schematic is shown in Figure 9. This configuration, when provided an input signal of 0 to V_{REF} , will produce a differential $\pm\ V_{REF}$ with midscale at $V_{REF}/2$.

If the application can tolerate more noise, the AD8138, differential driver, can be used.




Figure 9. Single Ended to Differential Driver Circuit

Voltage Reference

The AD7678 allows the use of an external voltage reference either with or without the internal reference buffer.

It is recommended to use the internal reference buffer when it is desired to share a common reference voltage between multiple ADCs.

However, the advantages to use the external reference voltage directly are :

- The power saving of about 5mW typical when the internal reference buffer is powered down (PDBUF High)
- The SNR and dynamic range improvement of about 1.7 dB resulting of the use of a reference voltage very close to the supply (5V) instead of a typical 4.096V reference when the internal buffer is used.

To use the internal reference buffer, PDBUF should be LOW. A 2.5V reference voltage applied on REFBUFIN input will result in a 4.096V reference on REF pin.

In both cases, the voltage reference input REF has a dynamic input impedance and requires, therefore, an efficient decoupling between REF and REFGND inputs. When the internal reference buffer is used, this decoupling consists of a 10 μF ceramic capacitor (e.g. : Panasonic ECJ-3xB0J106 1206 size).

When external reference is used, the decoupling consists of a low ESR 47 μF tantalum capacitor connected

to the REF and REFGND inputs with minimum parasitic inductance.

Care should also be taken with the reference temperature coefficient of the voltage reference which directly affects the full-scale accuracy if this parameter matters. For instance, a ±4 ppm/°C tempco of the reference changes the full scale by ±1 LSB/°C.

Power Supply

The AD7678 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and DVDD + 0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7678 is independent of power supply sequencing, once OVDD does not exceed DVDD by more than 0.3V, and thus free from supply voltage induced latchup. Additionally, it is very insensitive to power supply variations over a wide frequency range as shown in Figure 10.




Figure 10. PSRR vs. Frequency

POWER DISSIPATION Vs. THROUGHPUT

The AD7678 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low which allows a significant power saving when the conversion rate is reduced as shown in Figure 11. This feature makes the AD7678 ideal for very low-power battery applications.

It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power rails (i.e., DVDD

-18- REV. PrC

AD7678

and DGND) and OVDD should not exceed DVDD by more than 0.3V.

To Be Supplied

Figure 11. Power Dissipation vs. Sample Rate

REV. PrC -19-

CONVERSION CONTROL

Figure 12 shows the detailed timing diagrams of the conversion process. The AD7678 is controlled by the signal $\overline{\text{CNVST}}$ which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The $\overline{\text{CNVST}}$ signal operates independently of $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals.




Figure 12. Basic Conversion Timing

Although $\overline{\text{CNVST}}$ is a digital signal, it should be designed with this special care with fast, clean edges and levels, with minimum overshoot and undershoot or ringing.

For other applications, conversions can be automatically initiated. If $\overline{\text{CNVST}}$ is held low when BUSY is low, the AD7678 controls the acquisition phase and then automatically initiates a new conversion. By keeping $\overline{\text{CNVST}}$ low, the AD7678 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes low. Also, at power-up, $\overline{\text{CNVST}}$ should be brought low once to initiate the conversion process. In this mode, the AD7678 could sometimes run slightly faster then the guaranteed limits of 100 kSPS.




Figure 13. RESET Timing

DIGITAL INTERFACE

The AD7678 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7678 digital interface also accommodates both 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7678 to the host system interface digital supply. Finally, except in 18 bit interface mode, by using the $OB/\overline{2C}$ input pin, both two's complement or straight binary coding can be used.

The two signals \overline{CS} and \overline{RD} control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually, \overline{CS} allows the selection of each AD7678 in multi-circuits applications and is held low in a single AD7678 design. \overline{RD} is generally used to enable the conversion result on the data bus.




Figure 14. Master Parallel Data Timing for Reading (Continuous Read)

-20- REV. PrC

PARALLEL INTERFACE

The AD7678 is configured to use the parallel interface with either a 18-bit, 16-bit or 8-bit bus width according to the Table II. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figure 15 and Figure 16. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. That avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry. Please refer to table II for a detailed description of the different options available.




Figure 15. Slave Parallel Data Timing for Reading (Read After Convert)




Figure 16. Slave Parallel Data Timing for Reading (Read During Convert)




Figure 17. 8-Bit and 16-Bit Parallel Interface




Figure 18. Master Serial Data Timing for Reading (Read After Convert)

REV. PrC –21–

SERIAL INTERFACE

The AD7678 is configured to use the serial interface when MODE0 and MODE1 are held high. The AD7678 outputs 18 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 18 clock pulses provided on SCLK pin. The output data is valid on both the rising and falling edge of the data clock.

MASTER SERIAL INTERFACE

Internal Clock

The AD7678 is configured to generate and provide the serial data clock SCLK when the EXT/\overline{NT} pin is held low. The AD7678 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figure 18 and Figure 19 show the detailed timing diagrams of these two modes.

Usually, because the AD7678 has an acquisition phase longer than the conversion phase, the mode master, read immediately after conversion is the most recommended serial mode.

In read-after-conversion mode, it should be noted that, unlike in other modes, the signal BUSY returns low after the 18 data bits are pulsed out and not at the end of the conversion phase which results in a longer BUSY width.

In read-during-conversion mode, the serial clock and data toggle at appropriate instants which minimize potential feedthrough between digital activity and the critical conversion decisions.

To accomodate slow digital hosts, the serial clock can be slowed down by using DIVSCLK.

SLAVE SERIAL INTERFACE

External Clock

The AD7678 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/ $\overline{\text{INT}}$ pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by $\overline{\text{CS}}$. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 20 and Figure 22 show the detailed timing diagrams of these methods.

While the AD7678 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7678 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of BUSY high.




Figure 19. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

External Discontinuous Clock Data Read After Conversion

This mode is the most recommended of the serial slave modes. Figure 20 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the result of this conversion can be read while both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are low. The data is shifted out, MSB first, with 18 clock pulses and is valid on both rising and falling edge of the clock.

Among the advantages of this method, the conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process.

Another advantage is to be able to read the data at any speed up to 40 MHz which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7678 provides a "daisy-chain" feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 21. Simultaneous sampling is possible by using a common $\overline{\text{CNVST}}$ signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Hence, the MSB of the "upstream" converter just follows the LSB of the "downstream" converter on the next SCLK cycle.




Figure 20. Slave Serial Data Timing for Reading (Read After Convert)




Figure 22. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)

REV. PrC




Figure 21. Two AD7678s in a "Daisy-Chain" Configuration

External Clock Data Read During Conversion

Figure 22 shows the detailed timing diagrams of this method. During a conversion, while both \overline{CS} and \overline{RD} are both low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 18 clock pulses and is valid on both rising and falling edge of the clock. The 18 bits have to be read before the current conversion is complete. If that is not done, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no "daisy chain" feature in this mode and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock of is recommended to ensure that all the bits are read during the first half of the conversion phase. It is also possible to begin to read the data after conversion and continue to read the last bits even after a new conversion has been initiated.

MICROPROCESSOR INTERFACING

The AD7678 is ideally suited for traditional dc measurement applications supporting a microprocessor, and ac signal processing applications interfacing to a digital signal processor. The AD7678 is designed to interface either with a parallel 8-bit or 16-bit wide interface or with a general purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7678 to prevent digital noise from coupling into the ADC. The following section illustrates the use of the AD7678 with an SPI equipped DSP, the ADSP-219x.

SPI Interface (ADSP-219x)

Figure 22 shows an interface diagram between the AD7678 and an SPI-equipped DSP, ADSP219x. To accommodate the slower speed of the DSP, the AD7678 acts as a slave device and data must be read after conversion. This mode also allows the "daisy chain" feature. The convert command could be initiated in response to an internal timer interrupt. The 18-bit output data are read with 3 SPI byte access. The reading process could be initiated in response to the end-of-conversion signal (BUSY going low) using an interrupt line of the DSP. The Serial Peripheral Interface (SPI) on the ADSP-219x is configured for master mode (MSTR) = 1, Clock Polarity Bit (CPOL) = 0, Clock Phase Bit (CPHA) = 1 and SPI interrupt enable (TIMOD) =00 by writing to the SPI Control Register (SPICLTx). It should be noted that to meet all timing requirements, the SPI clock should be limited to 17Mbits/s which allow to read an ADC result in about 1.1 μ s.




Figure 23. Interfacing the AD7678 to SPI Interface

-24- REV. PrC

APPLICATION HINTS

Layout

The AD7678 has very good immunity to noise on the power supplies. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7678 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7678, or, at least, as close as possible to the AD7678. If the AD7678 is in a system where multiple devices require analog to digital ground connections, the connection should still be made at one point only, a star ground point, which should be established as close as possible to the AD7678.

It is recommended to avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7678 to avoid noise coupling. Fast switching signals like CNVST or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This will reduce the effect of feedthrough through the board. The power supply lines to the AD7678 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supplies impedance presented to the AD7678 and reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supplies pins AVDD, DVDD and OVDD close to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10 µF capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7678 can be either a separate supply or come from the analog supply, AVDD, or from the digital interface supply, OVDD. When the system digital supply is noisy, or fast switching digital signals are present, it is recommended if no separate supply available, to connect the DVDD digital supply to the analog supply AVDD through an RC filter as shown in Figure 5, and connect the system supply to the interface digital supply OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high-frequency spikes.

The AD7678 has four different ground pins; REFGND, AGND, DGND, and OGND. REFGND senses the reference voltage and should be a low impedance return to the reference because it carries pulsed currents. AGND is the ground to which most internal ADC analog signals are referenced. This ground must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depend-

ing on the configuration. OGND is connected to the digital system ground.

The layout of the decoupling of the reference voltage is important. The decoupling capacitor should be close to the ADC and connected with short and large traces to minimize parasitic inductances.

Evaluating the AD7678 Performance


A recommended layout for the AD7678 is outlined in the documentation of the EVAL-AD7678-CB, evaluation board for the AD7678. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the Eval-Control BRD2.

REV. PrC –25–


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

48-Lead Quad Flatpack (LQFP) (ST-48)



48-Lead Frame Chip Scale Package (LFCSP) (CP-48)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS

-26- REV. PrC