

# 18-Bit, 2.5 LSB INL, 800 KSPS SAR ADC

# **Preliminary Technical Data**

**AD7674** 

### **FEATURES**

18 Bits Resolution with No Missing Codes No Pipeline Delay ( SAR architecture ) Differential Input Range: ±V<sub>REF</sub> (V<sub>REF</sub> up to 5V) Throughput:

800 kSPS (Warp Mode) 666 kSPS (Normal Mode) 570 kSPS (Impulse Mode)

INL:  $\pm 2.5$  LSB Max ( $\pm 9.5$  ppm of Full-Scale) Dynamic Range : 103 dB Typ ( $V_{REF} = 5V$ ) S/(N+D): 100 dB Typ @ 2 kHz ( $V_{REF} = 5V$ )

THD: -115 dB Typ @ 2 kHz

Parallel (18,16 or 8bits bus) and Serial 5V/3V Interface

SPI/QSPI/MICROWIRE/DSP Compatible

On-board Reference Buffer Single 5 V Supply Operation

Power Dissipation: 98 mW Typ @ 800 kSPS

68 mW @ 500 kSPS (Impulse) 136 μW @ 1 kSPS (Impulse)

Power-Down Mode: 7 µW Max

Package: 48-Lead Quad Flat Pack (LQFP)

48-Lead Frame Chip Scale Package (LFCSP)

Pin-to-Pin Compatible Upgrade of the AD7676/AD7678/

**AD7679** 

### **APPLICATIONS**

CT Scanners
High Dynamic Data Acquisition
Geophone and hydrophone sensor
Sigma-Delta replacement (low power, multichannel)
Instrumentation
Spectrum Analysis
Medical Instruments

### **GENERAL DESCRIPTION**

The AD7674 is a 18-bit, 800 kSPS, charge redistribution SAR, fully differential analog-to-digital converter that operates from a single 5 V power supply. The part contains a high-speed 18-bit sampling ADC, an internal conversion clock, an internal reference buffer, error correction circuits, and both serial and parallel system interface ports.


It features a very high sampling rate mode (Warp) and, for asynchronous conversion rate applications, a fast mode (Normal) and, for low power applications, a reduced power mode (Impulse) where the power is scaled with the throughput.

It is available in a 48-lead LQFP or a 48-lead LFCSP with operation specified from -40°C to +85°C.

### REV. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### FUNCTIONAL BLOCK DIAGRAM



#### **PulSAR Selection**

Type / kSPS	100 - 250	500 - 570	800 - 1000
Pseudo Differential	AD7651 AD7660/61	AD7650/52 AD7664/66	AD7653 AD7667
True Bipolar	<u>AD7663</u>	<u>AD7665</u>	<u>AD7671</u>
True Differential	<u>AD7675</u>	<u>AD7676</u>	<u>AD7677</u>
18 Bit	<u>AD7678</u>	<u>AD7679</u>	<u>AD7674</u>
Multichannel/ Simultaneous		AD7654 AD7655	

### PRODUCT HIGHLIGHTS

- High resolution and Fast Throughput
   The AD7674 is a 800 kSPS, charge redistribution,
   18-bit SAR ADC ( no latency ).
- 2. Excellent accuracy

The AD7674 has a maximum integral nonlinearity of 2.5 LSB with no missing 18-bit code.

3. Single-Supply Operation

The AD7674 operates from a single 5 V supply and typically dissipates only 98 mW. In impulse mode, its power dissipation decreases with the throughput as 68mW at 500kSPS. It consumes 7  $\mu$ W maximum when in power-down.

5. Serial or Parallel Interface

Versatile parallel (18, 16 or 8 bits bus) or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic.

Parameter	Conditions	Min	Typ	Max	Unit
RESOLUTION		18			Bits
ANALOG INPUT Voltage Range Operating Input Voltage Analog Input CMRR Input Current Input Impedance	$\begin{array}{c} V_{\rm IN+} - V_{\rm IN-} \\ V_{\rm IN+,} \ V_{\rm IN-} \ \ {\rm to} \ \ {\rm AGND} \\ f_{\rm IN} = TBD \ kHz \\ TBD \ kSPS \ Throughput \end{array}$	-V <sub>REF</sub> -0.1	TBD TBD Analog Input Section	+V <sub>REF</sub> AVDD	V V dB μA
THROUGHPUT SPEED Complete Cycle Throughput Rate Time Between Conversions Complete Cycle Throughput Rate Complete Cycle Throughput Rate	In Warp Mode In Warp Mode In Warp Mode In Normal Mode In Normal Mode In Impulse Mode In Impulse Mode	0 0		1.25 800 1 1.5 666 1.75 570	μs kSPS ms μs kSPS μs kSPS
DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise Gain Error, T <sub>MIN</sub> to T <sub>MAX</sub> <sup>2</sup> Gain Error Temperature Drift Zero Error, T <sub>MIN</sub> to T <sub>MAX</sub> <sup>2</sup> Zero Error Temperature Drift Power Supply Sensitivity	$V_{REF} = 5V$ $AVDD = 5 V \pm 5\%$	-2.5 -1 18	0.7 ±TBD ±TBD ±TBD ±TBD	+2.5 +1.5 ±TBD ±TBD	LSB¹ LSB Bits LSB % of FSR ppm/°C LSB ppm/°C LSB
AC ACCURACY Signal-to-Noise  Dynamic range Spurious Free Dynamic Range  Total Harmonic Distortion  Signal-to-(Noise+Distortion)  -3 dB Input Bandwidth	$\begin{split} f_{\rm IN} &= 2 \text{ kHz, } V_{\rm REF} = 5V \\ V_{\rm REF} = 4.096V \\ f_{\rm IN} &= 10 \text{ kHz} \\ f_{\rm IN} &= 100 \text{ kHz} \\ V_{\rm IN+} = V_{\rm IN-} = V_{\rm REF}/2 = 2.5V \\ f_{\rm IN} &= 2 \text{ kHz} \\ f_{\rm IN} &= 10 \text{ kHz} \\ f_{\rm IN} &= 100 \text{ kHz} \\ f_{\rm IN} &= 2 \text{ kHz} \\ f_{\rm IN} &= 2 \text{ kHz} \\ f_{\rm IN} &= 10 \text{ kHz} \\ f_{\rm IN} &= 100 \text{ kHz} \\ f_{\rm IN} &= 100 \text{ kHz} \\ f_{\rm IN} &= 2 \text{ kHz}, \\ f_{\rm IN} &= 2 \text{ kHz}, -60 \text{ dB Input} \end{split}$		101 99 TBD TBD 103 115 TBD TBD -115 TBD TBD 100 40 TBD		dB <sup>3</sup> dB
SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response Overvoltage recovery	Full-Scale Step		2 TBD	250 250	ns ps rms ns ns
REFERENCE External Reference Voltage Range REF Voltage with reference buffer Reference Buffer Input Voltage Range REFBUFIN Input Current REF Current Drain	REF REFBUFIN = 2.5V REFBUFIN 800 kSPS Throughput	2.5 4.05 1.5 -1	4.096 4.096 2.5 TBD	AVDD 4.15 TBD +1	V V V μA μA
DIGITAL INPUTS Logic Levels  V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub> DIGITAL OUTPUTS  Data Format  Pipeline Delay			lel or Serial 18-Bits on Results Available In	+0.8 DVDD + 0.3 +1 +1	V V μΑ μΑ
V <sub>OL</sub> V <sub>OH</sub>	$I_{SINK} = 1.6 \text{ mA}$ $I_{SOURCE} = -500  \mu\text{A}$		ompleted Conversion	0.4	V V

**AD7674** 

Parameter	Min	Typ	Max	Unit	
POWER SUPPLIES					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		DVDD+0.3 <sup>4</sup>	V
Operating Current <sup>5</sup>	800 kSPS Throughput				
AVDD			15		mA
$\mathrm{DVDD}^6$			4.5		mA
$OVDD^6$			130		$\mu A$
Power Dissipation <sup>6</sup>	PDBUF low @500 kSPS <sup>7</sup>		73	TBD	mW
-	PDBUF high @500 kSPS <sup>7</sup>		68		mW
	PDBUF high @1 kSPS <sup>7</sup>		136		$\mu W$
	PDBUF high @800 kSPS <sup>5</sup>		98		mW
	PDBUF low @800 kSPS <sup>5</sup>		103	TBD	mW
	In Power-Down Mode <sup>8</sup>			7	$\mu W$
TEMPERATURE RANGE <sup>9</sup>					
Specified Performance	$T_{ m MIN}$ to $T_{ m MAX}$	-40		+85	°C

Specifications subject to change without notice.

### TIMING SPECIFICATIONS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ AVDD} = \text{DVDD} = 5 \text{ V}, \text{ OVDD} = 2.7 \text{ V to } 5.25 \text{ V}, \text{ unless otherwise noted.})$ 

	Symbol	Min	Typ	Max	Unit
REFER TO FIGURES 12 AND 13					
Convert Pulsewidth	t <sub>1</sub>	5			ns
Time Between Conversions	t <sub>2</sub>	1.25/1.5/1.7	5	Note 1	μs
(Warp Mode/Normal Mode/Impulse Mode)					
CNVST LOW to BUSY HIGH Delay	t <sub>3</sub>			30	ns
BUSY HIGH All Modes Except in Master Serial Read After	t <sub>4</sub>			1/1.25/1.5	μs
Convert (Warp Mode/Normal Mode/Impulse Mode)					
Aperture Delay	t <sub>5</sub>		2		ns
End of Conversion to BUSY LOW Delay	t <sub>6</sub>	10			ns
Conversion Time (Warp Mode/Normal Mode/Impulse Mode)	t <sub>7</sub>			1/1.25/1.5	μs
Acquisition Time	t <sub>8</sub>	250			ns
RESET Pulsewidth	t <sub>9</sub>	10			ns
REFER TO FIGURES 14, 15, AND 16 (Parallel Interface Modes)					
CNVST LOW to Data Valid Delay	t <sub>10</sub>			1/1.25/1.5	μs
(Warp Mode/Normal Mode/Impulse Mode)					'
Data Valid to BUSY LOW Delay	t <sub>11</sub>	45			ns
Bus Access Request to Data Valid	t <sub>12</sub>			40	ns
Bus Relinquish Time	t <sub>13</sub>	5		15	ns

REV. PrC -3-

<sup>&</sup>lt;sup>1</sup>LSB means Least Significant Bit. With the ±4.096 V input range, one LSB is 31.25 μV.

<sup>&</sup>lt;sup>2</sup>See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

<sup>3</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.

<sup>&</sup>lt;sup>4</sup>The max should be the minimum of 5.25V and DVDD+0.3V.

<sup>&</sup>lt;sup>5</sup>In warp mode.

<sup>&</sup>lt;sup>6</sup>Tested in parallel reading mode.

<sup>&</sup>lt;sup>7</sup>In impulse mode.

<sup>&</sup>lt;sup>8</sup>With all digital inputs forced to DVDD or DGND respectively.

<sup>&</sup>lt;sup>9</sup>Contact factory for extended temperature range.

# **TIMING SPECIFICATIONS (continued)**

	Symbol	Min	Typ	Max	Unit
REFER TO FIGURES 18 AND 19 (Master Serial Interface Modes) <sup>2</sup>					
CS LOW to SYNC Valid Delay	t <sub>14</sub>			10	ns
CS LOW to Internal SCLK Valid Delay	t <sub>15</sub>			10	ns
CS LOW to SDOUT Delay	t <sub>16</sub>			10	ns
CNVST LOW to SYNC Delay	t <sub>17</sub>		25/275/525		ns
(Warp Mode/Normal Mode/Impulse Mode)					
SYNC Asserted to SCLK First Edge Delay <sup>3</sup>	t <sub>18</sub>	3			ns
Internal SCLK Period <sup>3</sup>	t <sub>19</sub>	25		40	ns
Internal SCLK HIGH <sup>3</sup>	t <sub>20</sub>	12			ns
Internal SCLK LOW <sup>3</sup>	t <sub>21</sub>	7			ns
SDOUT Valid Setup Time <sup>3</sup>	t <sub>22</sub>	4			ns
SDOUT Valid Hold Time <sup>3</sup>	t <sub>23</sub>	2			ns
SCLK Last Edge to SYNC Delay <sup>3</sup>	t <sub>24</sub>	3			
CS HIGH to SYNC HI-Z	t <sub>25</sub>			10	ns
CS HIGH to Internal SCLK HI-Z	t <sub>26</sub>			10	ns
CS HIGH to SDOUT HI-Z	t <sub>27</sub>			10	ns
BUSY HIGH in Master Serial Read after Convert <sup>3</sup>	t <sub>28</sub>		See Table I		μs
CNVST LOW to SYNC Asserted Delay	t <sub>29</sub>		1/1.25/1.5		μs
(Warp Mode/Normal Mode/Impulse Mode)					
SYNC Deasserted to BUSY LOW Delay	t <sub>30</sub>		25		ns
REFER TO FIGURES 20 AND 22 (Slave Serial Interface Modes)					
External SCLK Setup Time	t <sub>31</sub>	5			ns
External SCLK Active Edge to SDOUT Delay	t <sub>32</sub>	3		18	ns
SDIN Setup Time	t <sub>33</sub>	5			ns
SDIN Hold Time	t <sub>34</sub>	5			ns
External SCLK Period	t <sub>35</sub>	25			ns
External SCLK HIGH	t <sub>36</sub>	10			ns
External SCLK LOW	t <sub>37</sub>	10			ns

#### NOTES

 $Specifications \, subject to \, change \, without notice.$ 

Table I. Serial clock timings in Master Read after Convert

DIVSCLK[1]		0	0	1	1	unit
DIVSCLK[0]		0	1	0	1	
SYNC to SCLK First Edge Delay Minimum	t <sub>18</sub>	3	17	17	17	ns
Internal SCLK Period minimum	t <sub>19</sub>	25	50	100	200	ns
Internal SCLK Period Maximum	t <sub>19</sub>	40	70	140	280	ns
Internal SCLK HIGH Minimum	t <sub>20</sub>	12	22	50	100	ns
Internal SCLK LOW Minimum	t <sub>21</sub>	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t <sub>22</sub>	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t <sub>23</sub>	2	4	30	89	ns
SCLK Last Edge to SYNC Delay Minimum	t <sub>24</sub>	3	60	140	300	ns
Busy High Width Maximum (Warp)	t <sub>28</sub>	1.75	2.25	3.25	5.5	μs
Busy High Width Maximum (Normal)	t <sub>28</sub>	2	2.5	3.5	5.8	μs
Busy High Width Maximum (Impulse)	t <sub>28</sub>	2.25	2.75	3.75	6	μs

 $<sup>^{1}</sup> In warp \, mode \, only, the \, maximum \, time \, between \, conversions \, is \, 1ms; otherwise, there \, is \, no \, required \, maximum \, time.$ 

 $<sup>^2</sup> In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C_L of 10 pF; otherwise, the load is 60 pF maximum. \\$ 

<sup>&</sup>lt;sup>3</sup>In serial master read during convert mode. See Table I for serial master read after convert mode.

### ABSOLUTE MAXIMUM RATINGS1


#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>See Analog Input section.

 $^3$ Specification is for device in free air: 48-Lead LQFP:  $\theta_{JA}$  = 91°C/W,  $\theta_{JC}$  = 30°C/W.

<sup>4</sup>Specification is for device in free air: 48-Lead LFCSP:  $\theta_{IA} = 26$ °C/W.



\*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD C<sub>L</sub> OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK Outputs,  $C_L = 10 \text{ pF}$ 




Figure 2. Voltage Reference Levels for Timing

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD7674AST	−40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7674ASTRL	−40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7674ACP	−40°C to +85°C	Chip Scale (LFCSP)	CP-48
AD7674ACPRL	−40°C to +85°C	Chip Scale (LFCSP)	CP-48
EVAL-AD7674CB <sup>1</sup>		Evaluation Board	
EVAL-CONTROL BRD2 <sup>2</sup>		Controller Board	

#### NOTES

<sup>1</sup>This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes.

<sup>2</sup>This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.


### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7674 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. PrC -5-

### PIN CONFIGURATION 48-Lead LQFP and 48-Lead LFCSP (ST-48 and CP-48)



### PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Type	Description							
1, 44	AGND	P	Analog Power Ground	Analog Power Ground Pin.						
2, 47	AVDD	P	Input Analog Power Pins. Nominally 5 V.							
40 - 42, 45	NC		No Connect.							
3	MODE0	DI	Data Output Interface mode Selection.							
4	MODE1	DI		ata Output Interface mode Selection:						
			Interface MODE #	MODE0	MODE1	Description				
			0	0	0	18-bit Interface				
			$\frac{1}{2}$	0 1	$\begin{bmatrix} 1 \\ 0 \end{bmatrix}$	16-bit Interface Byte Interface				
			3	1		Serial Interface				
					•	Serial Interface				
5	$D0/OB/\overline{2C}$	DI/O				Bit 0 of the parallel port data				
			choice of Straight Bir	nary/Binary Two	o's Complement. LOW, the MSE	all other modes, this pin allows When $OB/\overline{2C}$ is HIGH, the B is inverted resulting in a two's				
6	WARP	DI				LSE LOW, this input selects				
			the fastest mode, the	maximum thro	ughput is achieva	ble, and a minimum conversion				
						ied accuracy. When LOW, full				
			accuracy is maintained	_						
7	IMPULSE	DI				LOW, this input selects a				
			reduced power mode.		the power dissipa	ation is approximately				
_			proportional to the sa							
8	D1/A0	DI/O				Bit 1 of the parallel port data				
			_		nput pin controls	the form in which data is				
9	D2/A1	DI/O	output as shown in Ta		t on 16 hit intenf	face mode), this pin is Bit 2 of				
J	DZ/KI	D1/0				this input pin controls the form				
			in which data is output			this input pin controls the form				
10	D3	DO	_			Bit 3 of the Parallel Port				
						less of the interface mode.				
11,12	D[4:5]or	DI/O		IODE=3, these		nd Bit 5 of the Parallel				
	DIVSCLK[0:1]		_		XT/INT is LOW	, and RDC/SDIN is LOW,				
						part of the serial port, are used				
			to slow down if desire	d the internal	serial clock which	clocks the data output. In othe				
			serial modes, these pir							
13	D6	DI/O		IODE=3, this o	output is used as	Bit 6 of the Parallel Port				
			Data Output Bus.	1 1 1 2 1 2 2						
	or $EXT/\overline{I}\overline{N}\overline{T}$					serial port, is used as a digital				
						lata clock. With EXT/INT tied With EXT/INT set to a logic				
						ck signal connected to the				
			SCLK input.	oynem onized t	o un chicinal cio	on signal connected to the				
14	D7	DI/O		MODE=3, this o	output is used as	Bit 7 of the Parallel Port				
			Data Output Bus.		_					
	or INVSYNC		,		• • •	serial port, is used to select the				
			active state of the SYNC signal. When LOW, SYNC is active HIGH. When I							
	D.0	DIVO	SYNC is active LOW			Div o Cal D 1115				
15	D8	DI/O	_	IODE=3, this o	output is used as	Bit 8 of the Parallel Port				
	or INVSCLK		Data Output Bus.  When MODE=3 (serial mode), this input, part of the serial port, is used to inver							
	OI INVOCEN		SCLK signal. It is act							
16	D9	DI/O				Bit 9 of the Parallel Port				
•			Data Output Bus.	2,	F	· · · · · · · · · · · · · · · · · · ·				
	or RDC/SDIN	r	-	al mode), this i	nput, part of the	serial port, is used as either an				

REV. PrC

# **AD7674**

Pin No.	Mnemonic	Type	Description
			external data input or a read mode selection input depending on the state of
			EXT/ĪNT.
			When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy chain
			the conversion results from two or more ADCs onto a single SDOUT line. The
			digital data level on SDIN is output on SDOUT with a delay of 18 SCLK periods
			after the initiation of the read sequence.
			When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When
			RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When
			RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion
			complete.
17	OGND	P	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply than the supply
			of the host interface (5 V or 3 V). Should not exceed DVDD by more than 0.3V.
19	DVDD	P	Digital Power. Nominally at 5 V.
20	DGND	P	Digital Power Ground.
21	D10	DO	In all modes except MODE=3, this output is used as Bit 10 of the Parallel Port
	- CDOUT		Data Output Bus.
	or SDOUT		When MODE=3 (serial mode), this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in an on-chip
			register. The AD7674 provides the conversion result, MSB first, from its internal
			shift register. The data format is determined by the logic level of $OB/\overline{2C}$ .
			In serial mode, when EXT/INT is LOW, SDOUT is valid on both edges of SCLK.
			In serial mode, when EXT/INT is HIGH:
			If INVSCLK is LOW, SDOUT is updated on SCLK rising edge and valid on the
			next falling edge.
			If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the
			next rising edge.
22	D11	DI/O	In all modes except MODE=3, this output is used as the Bit 11 of the Parallel
	211	22,0	Port Data Output Bus.
	or SCLK		When MODE=3 (serial mode), this pin, part of the serial port, is used as a serial
			data clock input or output, dependent upon the logic state of the EXT/INT pin. The
			active edge where the data SDOUT is updated depends upon the logic state of the
			INVSCLK pin.
23	D12	DO	In all modes except MODE=3, this output is used as the Bit 12 of the Parallel
	orn 10		Port Data Output Bus.
	or SYNC		When MODE=3 (serial mode), this output, part of the serial port, is used as a digital
			output frame synchronization for use with the internal data clock (EXT/INT = Logi
			LOW). When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while SDOUT output is valid. When a read sequence is
			initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while
			SDOUT output is valid.
24	D13	DO	In all modes except MODE=3, this output is used as the Bit 11 of the Parallel
	213		Port Data Output Bus.
	or RDERRO	R	In MODE=3 (serial mode) and when EXT/INT is HIGH, this output, part of the
			serial port, is used as a incomplete read error flag. In slave mode, when a data
			read is started and not complete when the following conversion is complete, the
			current data is lost and RDERROR is pulsed high.
25–28	D[14:17]	DO	Bit 14 to Bit 17 of the Parallel Port Data output bus. These pins are always outputs
			regard less of the interface mode.
29	BUSY	DO	Busy Output. Transitions HIGH when a conversion is started, and remains HIGH
			until the conversion is complete and the data is latched into the on-chip shift register
	D 011D		The falling edge of BUSY could be used as a data ready clock signal.
30	DGND	P	Must be tied to digital ground.
31	$\overline{\mathrm{RD}}$	DI	Read Data. When $\overline{CS}$ and $\overline{RD}$ are both LOW, the interface parallel or serial output
2.2	$\overline{\mathtt{C}}\overline{\mathtt{S}}$	DI	bus is enabled.  Chin Salast When $\overline{OS}$ and $\overline{DD}$ are both LOW, the intenface narellal or carried output
32	CS	DI	Chip Select. When $\overline{CS}$ and $\overline{RD}$ are both LOW, the interface parallel or serial output
33	RESET	DI	bus is enabled. $\overline{CS}$ is also used to gate the external clock. Reset Input. When set to a logic HIGH, reset the AD7674. Current conversion if an
33	KESE I		is aborted. If not used, this pin could be tied to DGND.
			is aborted. If not used, and pin could be tied to DOND.
		1	

-8- REV. PrC

## **AD7674**

Pin No.	Mnemonic	Type	Description
34	PD	DI	Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed.
35	CNVST	DI	Start Conversion. A falling edge on CNVST puts the internal sample/hold into the hold state and initiates a conversion. In impulse mode (IMPULSE HIGH and WARP LOW), if CNVST is held LOW when the acquisition phase (t <sub>8</sub> ) is complete, the internal sample/hold is put into the hold state and a conversion is immediately started.
36	AGND	P	Must be tied to analog ground.
37	REF	AI	Reference Input Voltage and Internal Reference Buffer Output. Apply an external reference on this pin if the internal reference buffer is not used. Should be decoupled effectively with or without the internal buffer.
38	REFGND	ΑI	Reference Input Analog Ground.
39	IN-	ΑI	Differential Negative Analog Input.
43	IN+	ΑI	Differential Negative Analog Input.
46	REFBUFIN	AI	Reference Buffer Input Voltage. The internal reference buffer has a fixed gain. It outputs 4.096V typically when 2.5V is applied on this pin.
48	PDBUF	DI	Allows choice of buffering reference. When LOW, the buffer is selected. When HIGH, the buffer is switched off.

### NOTES

AI = Analog Input

AI/O = Bidirectional Analog

AO = Analog Output

DI = Digital Input

DI/O = Bidirectional Digital

DO = Digital Output

P = Power

Table II. Data Bus Interface Definition

MODE	MODE0	MODE1	<b>D</b> 0/ <b>O</b> B/2C	D1/A0	D2/A1	D[3]	D[4:9]	D[10:11]	D[12:15]	D[16:17]	DESCRIPTION
0	0	0	R[0]	R[1]	R[2]	R[3]	R[4:9]	R[10:11]	R[12:15]	R[16:17]	18-Bit Parallel
1	0	1	$OB/\overline{2}\overline{C}$	A0:0	R[2]	R[3]	R[4:9]	R[10:11]	R[12:15]	R[16:17]	16-Bit High Word
1	0	1	$OB/\overline{2}\overline{C}$	A0:1	R[0]	R[1]		All	Zeros		16-Bit Low Word
2	1	0	$OB/\overline{2}\overline{C}$	A0:0	A1:0	All	Hi-Z	R[10:11]	R[12:15]	R[16:17]	8-Bit HIGH Byte
2	1	0	$OB/\overline{2}\overline{C}$	A0:0	A1:1	All	Hi-Z	R[2:3]	R[4:7]	R[8:9]	8-Bit MID Byte
2	1	0	$OB/\overline{2}\overline{C}$	A0:1	A1:0	All	Hi-Z	R[0:1]	All Z	eros	8-Bit LOW Byte
2	1	0	$OB/\overline{2}\overline{C}$	A0:1	A1:1	All	Hi-Z	All	Zeros	R[0:1]	8-Bit LOW Byte
3	1	1	$OB/\overline{2}\overline{C}$	A	All Hi-Z	Hi-Z		Serial Interface		Serial Interface	

R[0:17] is the 18-bit ADC value stored in its output register.

REV. PrC –9–

### **DEFINITION OF SPECIFICATIONS**

### Integral nonlinearity error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale". The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

### Differential nonlinearity error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

### Gain error

The first transition (from 000...00 to 000...01) should occur for an analog voltage 1/2 LSB above the nominal –full scale (-4.095991 V for the  $\pm 4.096$ V range). The last transition (from 111...10 to 111...11) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (4.095977 V for the  $\pm 4.096$ V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

#### Zero error

The zero error is the difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

### Spurious free dynamic range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

### Effective number of bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula:

ENOB = 
$$(S/[N+D]_{dB} - 1.76)/6.02)$$

and is expressed in bits.

### Total harmonic distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

### Dynamic range

Dynamic range is the ratio of the rms value of the full scale to the rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels.

#### Signal-to-noise ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

#### Signal to (noise + distortion) ratio (S/[N+D])

S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in decibels.

### Aperture delay


Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the  $\overline{\text{CNVST}}$  input to when the input signal is held for a conversion.

#### Transient response

The time required for the AD7674 to achieve its rated accuracy after a full-scale step function is applied to its input.


-10- REV. PrC


# **Typical Performance Characteristics- AD7674**



TPC 1. Integral Nonlinearity vs. Code


TPC 4. Differential Nonlinearity vs. Code






TPC 2. Histogram of 131,072 Conversions of a DC Input at the Code Transition

TPC 5. Histogram of 131,072 Conversions of a DC Input at the Code Center





TPC 3. Typical Positive INL Distribution (TBD Units)

TPC 6. Typical Negative INL Distribution (TBD Units)

REV. PrC -11-

AD7674	
To Be Supplied	To Be Supplied
TPC 7. Typical INL and DNL vs Temperature	TPC 10. Typical INL and DNL vs Sampling rate
To Be Supplied	To Be Supplied
TPC 8. FFT	TPC 11. SNR, S/(N+D) and ENOB vs. Frequency
To Be Supplied	To Be Supplied

TPC 9. FFT after digital filtering

TPC 12. THD, SFDR and Harmonics vs. Frequency

AD7674				
To Be Supplied	To Be Supplied			
TPC 13. SNR, S/(N+D) and THD vs. Input Level	TPC 16.Operating Current vs. Sampling Rate			
To Be Supplied	To Be Supplied			
TPC 14. SNR, S/(N+D) and ENOB vs Temperature	TPC 17. Power-Down Operating Currents vs. Temperature			
To Be Supplied	To Be Supplied			

TPC 15. THD, SFDR and Harmonics vs Temperature

TPC 18. Positive and Negative Full Scale, Offset and Reference Buffer Gain vs. Temperature

REV. PrC -13-

AD7674
To Be Supplied
TPC 19.Positive and Negative Full Scale, Offset and Reference Buffer Gain vs. Supply .
To Be Supplied

TPC 20.Typical Delay vs. Load Capacitance CL

-14- REV. PrC




Figure 3. ADC Simplified Schematic

### CIRCUIT INFORMATION

The AD7674 is a very fast, low-power, single-supply, precise 18-bit analog-to-digital converter (ADC) using successive approximation architecture.

The AD7674 linearity and dynamic range are similar or better than many sigma-delta ADCs. With the advantages of its succesive architecture which ease multiplexing and reduce power with throughput, it can be used advantageously in applications usually using sigma-delta ADCs.

The AD7674 features different modes to optimize performances according to the applications.

In Warp mode, the AD7674 is capable of converting 800,000 samples per second (800 kSPS).

The AD7674 provides the user with an on-chip track/hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7674 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP or a tiny LFCSP packages that combines space savings and allows flexible configurations as either serial or parallel interface. The AD7674 is a pinto-pin-compatible upgrade of the AD7676, AD7678, AD7679.

### CONVERTER OPERATION

The AD7674 is a successive approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 18 binary weighted capacitors which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to AGND via SW<sub>+</sub> and SW<sub>-</sub>. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on IN+ and IN- inputs. When the acquisition phase is complete and the CNVST input goes low, a conversion phase is initiated. When the conversion phase begins, SW<sub>+</sub> and SW<sub>-</sub> are opened first. The two capacitor arrays are then discon-

nected from the inputs and connected to the REFGND input. Therefore, the differential voltage between the inputs IN+ and IN- captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND or REF, the comparator input varies by binary weighted voltage steps ( $V_{\rm REF}/2$ ,  $V_{\rm REF}/4\ldots V_{\rm REF}/262144$ ). The control logic toggles these switches, starting with the MSB first, in order to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings BUSY output low.

### **Modes of Operation**

The AD7674 features three modes of operations, Warp, Normal, and Impulse. Each of these modes is more suitable for specific applications.

The Warp mode allows the fastest conversion rate up to 800 kSPS. However, in this mode, and this mode only, the full specified accuracy is guaranteed only when the time between conversion does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms, for instance, after power-up, the first conversion result should be ignored. This mode makes the AD7674 ideal for applications where fast sample rate are required.

The normal mode is the fastest mode (666 kSPS) without any limitation about the time between conversions. This mode makes the AD7674 ideal for asynchronous applications such as data acquisition systems, where both high accuracy and fast sample rate are required.

The impulse mode, the lowest power dissipation mode, allows power saving between conversions. The maximum throughput in this mode is 570 kSPS. When operating at 100 SPS, for example, it typically consumes only 15  $\mu$ W. This feature makes the AD7674 ideal for battery-powered applications.

### **Transfer Functions**

Except in 18 Bit interface mode, using the  $OB/\overline{2C}$  digital input, the AD7674 offers two output codings: straight binary and two's complement. The ideal transfer characteristic for the AD7674 is shown in Figure 4 and Table III.

REV. PrC -15-




Figure 4. ADC Ideal Transfer Function


Table I. Output Codes and Ideal Input Voltages

	Digital Output Code			
	Hexa			
	Analog	Straight	Two's	
Description	Input	Binary	Comple-	
	$V_{REF} = 4.096V$		ment	
FSR -1 LSB	4.095962 V	3FFFF <sup>1</sup>	1FFFF <sup>1</sup>	
FSR - 2 LSB	4.095924 V	3FFFE	1FFE	
Midscale + 1 LSB	31.25µV	20001	00001	
Midscale	0 V	20000	00000	
Midscale - 1 LSB	-31.25μV	1FFFF	3FFFF	
-FSR + 1 LSB	-4.095962 V	00001	20001	
-FSR	-4.096 V	$00000^{2}$	$20000^2$	

### NOTES

 $^{1}$ This is also the code for overrange analog input ( $V_{IN^{+}} - V_{IN^{-}}$  above V<sub>REF</sub> - V<sub>REFGND</sub>).

 $^2$ This is also the code for underrange analog input ( $V_{\rm IN+}$  –  $V_{\rm IN-}$  below  $-V_{REF} + V_{REFGND}$ ).



Note 1 : See Voltage Reference Input Section.

Note 2 : C<sub>REF</sub> is 10 µF ceramic capacitor or low esr tantalum. Ceramic size 1206 Panasonic ECJ-3xB0J106 is recommended. See Voltage Reference Input Section.

Note 3 : Optional circuitry for hardware gain calibration. Note 4 : The AD8021 is recommended. See Driver Amplifier Choice Section.

Note 5 : See Analog Inputs Section.
Note 6 : Option. See Power Supply Section.
Note 7 : Optional Low jitter CNVST. See Conversion Control Section.

Figure 5. Typical Connection Diagram (internal reference buffer, serial interface).

### TYPICAL CONNECTION DIAGRAM

Figure 5 shows a typical connection diagram for the AD7674. Different circuitry shown on this diagram are optional and are discussed below.

### **Analog Inputs**

Figure 6 shows a simplified analog input section of the AD7674.




Figure 6. AD7674 simplified Analog Input.

The diodes shown in Figure 6 provide ESD protection for the inputs. Care must be taken to ensure that the analog input signal never exceeds the absolute ratings on these inputs. This will cause these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 120 mA maximum. This condition could eventually occur when the input buffer's (U1) or (U2) supplies are different from AVDD. In such case, an input buffer with a short-circuit current limitation can be used to protect the part.

This analog input structure is a true differential structure. By using these differential inputs, signals common to both inputs are rejected as shown in Figure 7 which represents the typical CMRR over frequency.




Figure 7. Analog Input CMRR vs. Frequency

During the acquisition phase, for AC signals, the AD7674 behaves like a one pole RC filter consisted of the equivalent resistance R+ , R- and  $C_S$ . The resistors R+ and R- are typically 87  $\Omega$  and are lumped component made up of some serial resistor and the on resistance of the switches. The capacitor  $C_S$  is typically 60 pF and is mainly the ADC sampling capacitor. This one pole filter with a typical -3dB cutoff frequency of 30 MHz reduces undesirable aliasing effect and limits the noise coming from the inputs.

Because the input impedance of the AD7674 is very high, the AD7674 can be driven directly by a low impedance source without gain error. That allows to put, as shown in Figure 5, an external one-pole RC filter between the output of the amplifier output and the ADC analog inputs to even further improve the noise filtering done by the AD7674 analog input circuit. However, the source impedance has to be kept low because it affects the ac performances, especially the total harmonic distortion. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency as shown in Figure 8.




Figure 8. THD Vs. Analog Input Frequency and Source Resistance.

### **Driver Amplifier Choice**

Although the AD7674 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7674 analog input circuit have to be able together to settle for a full-scale step the capacitor array at a 18-bit level (0.0004%). In the amplifier's datasheet, the settling at 0.1% or 0.01% is more commonly specified. It could significantly differ from the settling time at 18 bit level and, therefore, it should be verified prior to the driver selection. The tiny op-amp AD8021 which combines ultra low noise and a high gain bandwidth meets this settling time requirement.
- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR

REV. PrC –17–

and transition noise performance of the AD7674. The noise coming from the driver is filtered by the AD7674 analog input circuit one-pole low-pass filter made by  $R_+$ ,  $R_-$  and  $C_S$ . The SNR degradation due to the amplifier is :

$$SNR_{LOSS} = 20LOG \left( \frac{25}{\sqrt{625 + \pi f_{-3dB} \left( NeN \right)^2}} \right)$$

where:

 $f_{\text{-3dB}}$  is the -3dB input bandwidth in MHz of the AD7674 (30 MHz) or the cutoff frequency of the input filter if any used

N is the noise factor of the amplifiers ( 1 if in buffer configuration )

 $e_N$  is the equivalent input noise voltage of each op-amp in  $nV/(Hz)^{1/2}$ 

For instance, a driver with an equivalent input noise of  $2nV/\sqrt{Hz}$  like the AD8021 and configured as a buffer, thus with a noise gain of +1, the SNR degrades by only 0.34 dB with the filter in figure 5, and 2 dB without.

• The driver needs to have a THD performance suitable to that of the AD7674.

The <u>AD8021</u> meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type.

The AD8022 could also be used where dual version is needed and gain of 1 is used.

The <u>AD829</u> is another alternative where high frequency ( above 100 kHz ) performances is not required. In gain of 1, it requires a 82pF compensation capacitor.

The <u>AD8610</u> is also another option where low bias current is needed in low frequency applications.

### Single to Differential Driver

For applications using unipolar analog signals, a single-ended to differential driver will allow for a differential input into the part. The schematic is shown in Figure 9. This configuration, when provided an input signal of 0 to  $V_{REF}$ , will produce a differential  $\pm\ V_{REF}$  with midscale at  $V_{REF}/2$ .

If the application can tolerate more noise, the AD8138, differential driver, can be used.




Figure 9. Single Ended to Differential Driver Circuit (internal reference buffer used)

### Voltage Reference

The AD7674 allows the use of an external voltage reference either with or without the internal reference buffer.

It is recommended to use the internal reference buffer when it is desired to share a common reference voltage between multiple ADCs.

However, the advantages to use the external reference voltage directly are :

- The power saving of about 5mW typical when the internal reference buffer is powered down ( PDBUF High )
- The SNR and dynamic range improvement of about 1.7 dB resulting of the use of a reference voltage very close to the supply (5V) instead of a typical 4.096V reference when the internal buffer is used.

To use the internal reference buffer, PDBUF should be LOW. A 2.5V reference voltage applied on REFBUFIN input will result in a 4.096V reference on REF pin.

In both cases, the voltage reference input REF has a dynamic input impedance and requires, therefore, an efficient decoupling between REF and REFGND inputs. When the internal reference buffer is used, this decoupling consists of a 10  $\mu F$  ceramic capacitor (e.g. : Panasonic ECJ-3xB0J106 1206 size ).

When external reference is used, the decoupling consists of a low ESR 47  $\mu F$  tantalum capacitor connected to the REF and REFGND inputs with minimum parasitic inductance.

Care should also be taken with the reference temperature coefficient of the voltage reference which directly affects the full-scale accuracy if this parameter matters. For instance, a ±4 ppm/°C tempco of the reference changes the full scale by ±1 LSB/°C.

### Power Supply

The AD7674 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The

-18- REV. PrC

OVDD supply allows direct interface with any logic working between 2.7 V and DVDD + 0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7674 is independent of power supply sequencing, once OVDD does not exceed DVDD by more than 0.3V, and thus free from supply voltage induced latchup. Additionally, it is very insensitive to power supply variations over a wide frequency range as shown in Figure 10.

To Be Supplied

Figure 10. PSRR vs. Frequency

### POWER DISSIPATION Vs. THROUGHPUT

In Impulse mode, the AD7674 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low which allows a significant power saving when the conversion rate is reduced as shown in Figure 11. This feature makes the AD7674 ideal for very low-power battery applications.

It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power rails (i.e., DVDD and DGND) and OVDD should not exceed DVDD by more than 0.3V.




Figure 11. Power Dissipation vs. Sample Rate

REV. PrC -19-

### **CONVERSION CONTROL**

Figure 12 shows the detailed timing diagrams of the conversion process. The AD7674 is controlled by the signal  $\overline{\text{CNVST}}$  which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The  $\overline{\text{CNVST}}$  signal operates independently of  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  signals.




Figure 12. Basic Conversion Timing

Although  $\overline{\text{CNVST}}$  is a digital signal, it should be designed with this special care with fast, clean edges and levels, with minimum overshoot and undershoot or ringing.

For applications where the SNR is critical, the  $\overline{\text{CNVST}}$  signal should have a very low jitter. Some solutions to achieve that are to use a dedicated oscillator for  $\overline{\text{CNVST}}$  generation or, at least, to clock it with a high frequency low jitter clock as shown in Figure 5.

In impulse mode, conversions can be automatically initiated. If  $\overline{\text{CNVST}}$  is held low when BUSY is low, the AD7674 controls the acquisition phase and then automatically initiates a new conversion. By keeping  $\overline{\text{CNVST}}$  low, the AD7674 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes low. Also, at power-up,  $\overline{\text{CNVST}}$  should be brought low once to initiate the conversion process. In this mode, the AD7674 could sometimes run slightly faster then the guaranteed limits in the impulse mode of 570 kSPS. This feature does not exist in warp or normal modes.




Figure 13. RESET Timing

#### DIGITAL INTERFACE

The AD7674 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7674 digital interface also accommodates both 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7674 to the host system interface digital supply. Finally, except in 18 bit interface mode, by using the  $OB/\overline{2C}$  input pin, both two's complement or straight binary coding can be used. The two signals  $\overline{CS}$  and  $\overline{RD}$  control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually,  $\overline{CS}$  allows the selection of each AD7674 in multi-circuits applications and is held low in a single AD7674 design.  $\overline{RD}$  is generally used to enable the conversion result on the data bus.




Figure 14. Master Parallel Data Timing for Reading (Continuous Read)

-20- REV. PrC

### PARALLEL INTERFACE

The AD7674 is configured to use the parallel interface with either a 18-bit, 16-bit or 8-bit bus width according to the Table II. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figure 15 and Figure 16. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. That avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry. Please refer to table II for a detailed description of the different options available.




Figure 15. Slave Parallel Data Timing for Reading (Read After Convert)




Figure 16. Slave Parallel Data Timing for Reading (Read During Convert)




Figure 17. 8-Bit and 16-Bit Parallel Interface




Figure 18. Master Serial Data Timing for Reading (Read After Convert)

REV. PrC –21–

#### **SERIAL INTERFACE**

The AD7674 is configured to use the serial interface when MODE0 and MODE1 are held high. The AD7674 outputs 18 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 18 clock pulses provided on SCLK pin. The output data is valid on both the rising and falling edge of the data clock.

### MASTER SERIAL INTERFACE

#### Internal Clock

The AD7674 is configured to generate and provide the serial data clock SCLK when the EXT/\overline{NT} pin is held low. The AD7674 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figure 18 and Figure 19 show the detailed timing diagrams of these two modes.

Usually, because the AD7674 is used with a fast throughput, the mode master, read during conversion is the most recommended serial mode when it can be used.

In read-during-conversion mode, the serial clock and data toggle at appropriate instants which minimize potential feedthrough between digital activity and the critical conversion decisions.

In read-after-conversion mode, it should be noted that, unlike in other modes, the signal BUSY returns low after the 18 data bits are pulsed out and not at the end of the conversion phase which results in a longer BUSY width.

To accomodate slow digital hosts, the serial clock can be slowed down by using DIVSCLK.

### **SLAVE SERIAL INTERFACE**

#### **External Clock**

The AD7674 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/ $\overline{\text{INT}}$  pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by  $\overline{\text{CS}}$ . When  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  are both low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 20 and Figure 22 show the detailed timing diagrams of these methods.

While the AD7674 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7674 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of BUSY high.




Figure 19. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

## External Discontinuous Clock Data Read After Conversion

Though the maximum throughput cannot be achieved using this mode, it is the most recommended of the serial slave modes. Figure 20 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the result of this conversion can be read while both  $\overline{CS}$  and  $\overline{RD}$  are low. The data is shifted out, MSB first, with 18 clock pulses and is valid on both rising and falling edge of the clock.

Among the advantages of this method, the conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process.

Another advantage is to be able to read the data at any speed up to 40 MHz which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7674 provides a "daisy-chain" feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 21. Simultaneous sampling is possible by using a common  $\overline{\text{CNVST}}$  signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Hence, the MSB of the "upstream" converter just follows the LSB of the "downstream" converter on the next SCLK cycle.




Figure 20. Slave Serial Data Timing for Reading (Read After Convert)




Figure 22. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)




Figure 21. Two AD7674s in a "Daisy-Chain" Configuration

### External Clock Data Read During Conversion

Figure 22 shows the detailed timing diagrams of this method. During a conversion, while both  $\overline{CS}$  and  $\overline{RD}$  are both low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 18 clock pulses and is valid on both rising and falling edge of the clock. The 18 bits have to be read before the current conversion is complete. If that is not done, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no "daisy chain" feature in this mode and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock of is recommended to ensure that all the bits are read during the first half of the conversion phase. It is also possible to begin to read the data after conversion and continue to read the last bits even after a new conversion has been initiated.

### MICROPROCESSOR INTERFACING

The AD7674 is ideally suited for traditional dc measurement applications supporting a microprocessor, and ac signal processing applications interfacing to a digital signal processor. The AD7674 is designed to interface either with a parallel 8-bit or 16-bit wide interface or with a general purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7674 to prevent digital noise from coupling into the ADC. The following section illustrates the use of the AD7674 with an SPI equipped DSP, the ADSP-219x.

### SPI Interface (ADSP-219x)

Figure 22 shows an interface diagram between the AD7674 and an SPI-equipped DSP, ADSP219x. To accommodate the slower speed of the DSP, the AD7674 acts as a slave device and data must be read after conversion. This mode also allows the "daisy chain" feature. The convert command could be initiated in response to an internal timer interrupt. The 18-bit output data are read with 3 SPI byte access. The reading process could be initiated in response to the end-of-conversion signal (BUSY going low) using an interrupt line of the DSP. The Serial Peripheral Interface (SPI) on the ADSP-219x is configured for master mode (MSTR) = 1, Clock Polarity Bit (CPOL) = 0, Clock Phase Bit (CPHA) = 1 and SPI interrupt enable (TIMOD) =00 by writing to the SPI Control Register (SPICLTx). It should be noted that to meet all timing requirements, the SPI clock should be limited to 17Mbits/s which allow to read an ADC result in about 1.1 µs. When higher sampling rate is desired, it is recomended to use one of the parallel interface mode with the ADSP-219x.




Figure 23. Interfacing the AD7674 to SPI Interface

-24- REV. PrC

### APPLICATION HINTS

#### Layout

The AD7674 has very good immunity to noise on the power supplies. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7674 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7674, or, at least, as close as possible to the AD7674. If the AD7674 is in a system where multiple devices require analog to digital ground connections, the connection should still be made at one point only, a star ground point, which should be established as close as possible to the AD7674.

It is recommended to avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7674 to avoid noise coupling. Fast switching signals like CNVST or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This will reduce the effect of feedthrough through the board. The power supply lines to the AD7674 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supplies impedance presented to the AD7674 and reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supplies pins AVDD, DVDD and OVDD close to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10 µF capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7674 can be either a separate supply or come from the analog supply, AVDD, or from the digital interface supply, OVDD. When the system digital supply is noisy, or fast switching digital signals are present, it is recommended if no separate supply available, to connect the DVDD digital supply to the analog supply AVDD through an RC filter as shown in Figure 5, and connect the system supply to the interface digital supply OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high-frequency spikes.

The AD7674 has four different ground pins; REFGND, AGND, DGND, and OGND. REFGND senses the reference voltage and should be a low impedance return to the reference because it carries pulsed currents. AGND is the ground to which most internal ADC analog signals are referenced. This ground must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depend-

ing on the configuration. OGND is connected to the digital system ground.

The layout of the decoupling of the reference voltage is important. The decoupling capacitor should be close to the ADC and connected with short and large traces to minimize parasitic inductances.

### Evaluating the AD7674 Performance


A recommended layout for the AD7674 is outlined in the documentation of the EVAL-AD7674-CB, evaluation board for the AD7674. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the Eval-Control BRD2.

REV. PrC –25–


### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 48-Lead Quad Flatpack (LQFP) (ST-48)



# 48-Lead Frame Chip Scale Package (LFCSP) (CP-48)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS