

# 45V 4.5A QUAD POWER HALF BRIDGE

## PRODUCT PREVIEW


### 1 FEATURES

- MULTIPOWER BCD TECHNOLOGY
- MINIMUM INPUT OUTPUT PULSE WIDTH DISTORTION
- 200mΩ  $R_{dsON}$  COMPLEMENTARY DMOS OUTPUT STAGE
- CMOS COMPATIBLE LOGIC INPUTS
- THERMAL PROTECTION
- THERMAL WARNING OUTPUT
- UNDER VOLTAGE PROTECTION
- SHORT CIRCUIT PROTECTION

### 2 DESCRIPTION

STA508 is a monolithic quad half bridge stage in Multipower BCD Technology. The device can be used as dual bridge or reconfigured, by connecting CONFIG pin to Vdd pin, as single bridge with double current

**Figure 2. Audio Application Circuit (Dual BTL)**



**Figure 1. Package**



**Table 1. Order Codes**

| Part Number | Package   |
|-------------|-----------|
| STA508A     | PowerSO36 |

capability, and as half bridge (Binary mode) with half current capability. The device is particularly designed to make the output stage of a stereo All-Digital High Efficiency (DDX™) amplifier capable to deliver 80 + 80W @ THD = 10% at  $V_{CC} = 36V$  output power on  $8\Omega$  load. In single BTL configuration is also capable to deliver a peak of 160W @ THD = 10% at  $V_{CC} = 36V$  on  $4\Omega$  load. The input pins have threshold proportional to  $V_L$  pin voltage.

**Table 2. Pin Function**


| N°      | Pin                  | Description                               |
|---------|----------------------|---|
| 1       | GND-SUB              | Substrate Ground                          |
| 2 ; 3   | OUT2B                | Output Half Bridge 2B                     |
| 4       | V <sub>CC</sub> 2B   | Positive Supply                           |
| 5       | GND2B                | Negative Supply                           |
| 6       | GND2A                | Negative Supply                           |
| 7       | V <sub>CC</sub> 2A   | Positive Supply                           |
| 8 ; 9   | OUT2A                | Output Half Bridge 2A                     |
| 10 ; 11 | OUT1B                | Output Half Bridge 1B                     |
| 12      | V <sub>CC1B</sub>    | Positive Supply                           |
| 13      | GND1B                | Negative Supply                           |
| 14      | GND1A                | Negative Supply                           |
| 15      | V <sub>CC1A</sub>    | Positive Supply                           |
| 16 ; 17 | OUT1A                | Output Half Bridge 1A                     |
| 18      | NC                   | Not Connected                             |
| 19      | GND-clean            | Logical Ground                            |
| 20      | GND-Reg              | Ground for Regulator V <sub>dd</sub>      |
| 21 ; 22 | V <sub>dd</sub>      | 5V Regulator Referred to Ground           |
| 23      | V <sub>L</sub>       | High Logical State Setting Voltage        |
| 24      | CONFIG               | Configuration pin                         |
| 25      | PWRDN                | Stand-by pin                              |
| 26      | TRI-STATE            | Hi-Z pin                                  |
| 27      | FAULT                | Fault pin Advisor                         |
| 28      | TH-WAR               | Thermal Warning Advisor                   |
| 29      | IN1A                 | Input of Half Bridge 1A                   |
| 30      | IN1B                 | Input of Half Bridge 1B                   |
| 31      | IN2A                 | Input of Half Bridge 2A                   |
| 32      | IN2B                 | Input of Half Bridge 2B                   |
| 33 ; 34 | V <sub>SS</sub>      | 5V Regulator Referred to +V <sub>CC</sub> |
| 35 ; 36 | V <sub>CC</sub> Sign | Signal Positive Supply                    |

**Table 3. Functional Pin Status**

| PIN NAME   | Logical value | IC -STATUS   |
|------------|---------------|--|
| FAULT      | 0             | Fault detected (Short circuit, or Thermal ..)                |
| FAULT (*)  | 1             | Normal Operation   |
| TRI-STATE  | 0             | All powers in Hi-Z state                                     |
| TRI-STATE  | 1             | Normal operation   |
| PWRDN      | 0             | Low absorpcion   |
| PWRDN      | 1             | Normal operation   |
| THWAR      | 0             | Temperature of the IC =130°C                                 |
| THWAR(*)   | 1             | Normal operation   |
| CONFIG     | 0             | Normal Operation   |
| CONFIG(**) | 1             | OUT1A = OUT1B ; OUT2A=OUT2B<br>(IF IN1A = IN1B; IN2A = IN2B) |

(\*) : The pin is open collector. To have the high logic value, it needs to be pulled up by a resistor.

(\*\*): To put CONFIG = 1 means connect Pin 24 (CONFIG) to Pins 21, 22 (Vdd)

**Table 4. Pin Connection****Table 5. Thermal Data**

| Symbol                 | Description                      | Value   | Unit |
|------------------------|----------------------------------|---------|------|
| R <sub>th</sub> j-case | Thermal Resistance Junction-case | max 1.5 | °C/W |

**Table 6. Absolute Maximum Ratings**

| Symbol                          | Parameter   | Value      | Unit |
|---------------------------------|---|------------|------|
| V <sub>CC</sub>                 | DC Supply Voltage (Pin 4,7,12,15)                   | 45         | V    |
| V <sub>max</sub>                | Maximum Voltage on pins 23 to 32                    | 5.5        | V    |
| P <sub>tot</sub>                | Power Dissipation ( $T_{case} = 70^\circ\text{C}$ ) | 50         | W    |
| T <sub>op</sub>                 | Operating Temperature Range                         | 0 to 70    | °C   |
| T <sub>stg, T<sub>j</sub></sub> | Storage and Junction Temperature                    | -40 to 150 | °C   |

**Table 7. Electrical Characteristics ( $V_L = 3.3\text{V}$ ;  $V_{CC} = 30\text{V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $f_{sw} = 384\text{KHz}$ ; unless otherwise specified)**

| Symbol               | Parameter   | Test conditions  | Min.                      | Typ. | Max.                     | Unit |
|----------------------|---|--|---------------------------|------|--------------------------|------|
| R <sub>dsON</sub>    | Power Pchannel/Nchannel MOSFET R <sub>dsON</sub>            | Id=1A  |                           | 200  | 270                      | mΩ   |
| I <sub>dss</sub>     | Power Pchannel/Nchannel leakage Idss                        | V <sub>CC</sub> =35V   |                           |      | 50                       | μA   |
| g <sub>N</sub>       | Power Pchannel RdsON Matching                               | Id=1A  | 95                        |      |                          | %    |
| g <sub>P</sub>       | Power Nchannel RdsON Matching                               | Id=1A  | 95                        |      |                          | %    |
| Dt_s                 | Low current Dead Time (static)                              | see test circuit no.1; see fig. 4                              |                           | 10   | 20                       | ns   |
| Dt_d                 | High current Dead Time (dynamic)                            | L=22μH; C = 470nF; R <sub>L</sub> = 8 Ω<br>Id=3.5A; see fig. 3 |                           |      | 50                       | ns   |
| t <sub>d ON</sub>    | Turn-on delay time  | Resistive load   |                           |      | 100                      | ns   |
| t <sub>d OFF</sub>   | Turn-off delay time   | Resistive load   |                           |      | 100                      | ns   |
| t <sub>r</sub>       | Rise time   | Resistive load; as fig.4                                       |                           |      | 25                       | ns   |
| t <sub>f</sub>       | Fall time   | Resistive load; as fig. 4                                      |                           |      | 25                       | ns   |
| V <sub>CC</sub>      | Supply voltage operating voltage                            |  | 10                        |      | 40                       | V    |
| V <sub>IN-H</sub>    | High level input voltage                                    |  |                           |      | V <sub>L</sub> /2 +300mV | V    |
| V <sub>IN-L</sub>    | Low level input voltage                                     |  | V <sub>L</sub> /2 - 300mV |      |                          | V    |
| I <sub>IN-H</sub>    | Hi level Input current                                      | Pin Voltage = V <sub>L</sub>                                   |                           | 1    |                          | μA   |
| I <sub>IN-L</sub>    | Low level input current                                     | Pin Voltage = 0.3V   |                           | 1    |                          | μA   |
| I <sub>PWRDN-H</sub> | High level PWRDN pin input current                          | V <sub>L</sub> = 3.3V  |                           | 35   |                          | μA   |
| V <sub>Low</sub>     | Low logical state voltage VL (pin PWRDN, TRISTATE) (note 1) | V <sub>L</sub> = 3.3V  | 0.8                       |      |                          | V    |

**Table 7,** (continued)

| Symbol                 | Parameter  | Test conditions   | Min. | Typ. | Max. | Unit |
|------------------------|--|---|------|------|------|------|
| V <sub>High</sub>      | High logical state voltage VH (pin PWRDN, TRISTATE) (note 1) | V <sub>L</sub> = 3.3V   |      |      | 1.7  | V    |
| I <sub>VCC-PWRDN</sub> | Supply CURRENT from Vcc in Power Down                        | PWRDN = 0   |      |      | 3    | mA   |
| I <sub>FAULT</sub>     | Output Current pins FAULT -TH-WARN when FAULT CONDITIONS     | V <sub>pin</sub> = 3.3V   |      | 1    |      | mA   |
| I <sub>VCC-hiz</sub>   | Supply Current from Vcc in Tri-state                         | V <sub>CC</sub> = 30V; Tri-state = 0  |      | 22   |      | mA   |
| I <sub>VCC</sub>       | Supply Current from Vcc in operation both channel switching) | V <sub>CC</sub> =30V;<br>Input Pulse width = 50% Duty;<br>Switching Frequency = 384KHz;<br>No LC filters; |      | 50   |      | mA   |
| I <sub>VCC-q</sub>     | I <sub>sc</sub> (short circuit current limit) (note 2)       |   | 4.5  | 6    | 9    | A    |
| V <sub>UV</sub>        | Undervoltage protection threshold                            |   |      | 7    |      | V    |
| t <sub>pw-min</sub>    | Output minimum pulse width                                   | No Load   | 70   |      | 150  | ns   |

**Table 8.**

Notes: 1. The following table explains the VLow, VHigh variation with V<sub>L</sub>


| V <sub>L</sub> | V <sub>Lmin</sub> | V <sub>Hmax</sub> | Unit |
|----------------|-------------------|-------------------|------|
| 2.7            | 0.7               | 1.5               | V    |
| 3.3            | 0.8               | 1.7               | V    |
| 5              | 0.85              | 1.85              | V    |

Note 2: See relevant Application Note AN1994


**Table 9. Logic Truth Table (see fig. 5)**

| TRI-STATE | INxA | INxB | Q1  | Q2  | Q3  | Q4  | OUTPUT MODE |
|-----------|------|------|-----|-----|-----|-----|-------------|
| 0         | x    | x    | OFF | OFF | OFF | OFF | Hi-Z        |
| 1         | 0    | 0    | OFF | OFF | ON  | ON  | DUMP        |
| 1         | 0    | 1    | OFF | ON  | ON  | OFF | NEGATIVE    |
| 1         | 1    | 0    | ON  | OFF | OFF | ON  | POSITIVE    |
| 1         | 1    | 1    | ON  | ON  | OFF | OFF | Not used    |


**Figure 3. Test Circuit.**





**Figure 4.**



**Figure 5.**



**Figure 6. Typical Single BTL Configuration****Figure 7. Typical Quad Half Bridge Configuration**


For more information refer to the application notes AN1456 and AN1661

Figure 8. PowerSO36 Mechanical Data &amp; Package Dimensions


| DIM. | mm    |       |        | inch   |       |         |
|------|-------|-------|--------|--------|-------|---------|
|      | MIN.  | TYP.  | MAX.   | MIN.   | TYP.  | MAX.    |
| A    | 3.25  |       | 3.43   | 0.128  |       | 0.135   |
| A2   | 3.1   |       | 3.2    | 0.122  |       | 0.126   |
| A4   | 0.8   |       | 1      | 0.031  |       | 0.039   |
| A5   |       | 0.2   |        |        | 0.008 |         |
| a1   | 0.030 |       | -0.040 | 0.0011 |       | -0.0015 |
| b    | 0.22  |       | 0.38   | 0.008  |       | 0.015   |
| c    | 0.23  |       | 0.32   | 0.009  |       | 0.012   |
| D    | 15.8  |       | 16     | 0.622  |       | 0.630   |
| D1   | 9.4   |       | 9.8    | 0.37   |       | 0.38    |
| D2   |       | 1     |        |        | 0.039 |         |
| E    | 13.9  |       | 14.5   | 0.547  |       | 0.57    |
| E1   | 10.9  |       | 11.1   | 0.429  |       | 0.437   |
| E2   |       |       | 2.9    |        |       | 0.114   |
| E3   | 5.8   |       | 6.2    | 0.228  |       | 0.244   |
| E4   | 2.9   |       | 3.2    | 0.114  |       | 1.259   |
| e    |       | 0.65  |        |        | 0.026 |         |
| e3   |       | 11.05 |        |        | 0.435 |         |
| G    | 0     |       | 0.075  | 0      |       | 0.003   |
| H    | 15.5  |       | 15.9   | 0.61   |       | 0.625   |
| h    |       |       | 1.1    |        |       | 0.043   |
| L    | 0.8   |       | 1.1    | 0.031  |       | 0.043   |
| N    |       |       | 10°    |        |       | 10°     |
| s    |       |       | 8 °    |        |       | 8 °     |

(1) "D and E1" do not include mold flash or protusions.  
Mold flash or protusions shall not exceed 0.15mm (0.006")  
(2) No intrusion allowed inwards the leads.

## OUTLINE AND MECHANICAL DATA



### PowerSO36 (SLUG UP)



**Table 10. Revision History**

| Date          | Revision | Description of Changes           |
|---------------|----------|----------------------------------|
| August 2004   | 1        | First Issue                      |
| November 2004 | 2        | Changed Vcc from 9 min to 10 min |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

DDX is a trademark of Apogee technology inc.

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)