

# IRF640T

# N-channel 200V - 0.15Ω - 15A - TO-220 MESH OVERLAY™ Power MOSFET

## **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	۱ <sub>D</sub>
IRF640T	200V	<0.16Ω	15A


- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitances

## Description


This Power MOSFET is designed using the company's consolidated strip layout-based MESH OVERLAY<sup>™</sup> process. This technology matches and improves the performances compared with standard parts from various sources.

## **Applications**

Switching application



## Internal schematic diagram



### Order codes

Part number	Marking	Package	Packaging
IRF640T	IRF640T	TO-220	Tube

# Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuit	8
4	Package mechanical data	9
5	Packaging mechanical data 1	2
6	Revision history1	3



# 1 Electrical ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	200	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
۱ <sub>D</sub>	Drain current (continuous) at $T_C = 25^{\circ}C$	15	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100°C	10	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	60	Α
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25^{\circ}C$	90	W
	Derating factor	0.72	W/°C
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

1. Pulse width limited by safe operating area

2.  $I_{SD} \leq 15A$ , di/dt  $\leq 300A/\mu s$ ,  $V_{DD} = 80\% V_{(BR)DSS}$ 

#### Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	1.38	°C/W
R <sub>thj-a</sub>	Thermal resistance junction-ambient max	62.5	°C/W
Τ <sub>Ι</sub>	Maximum lead temperature for soldering purpose	300	°C

#### Table 3.Avalanche data

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche curent, repetitive or not-repetitive (pulse width limited by Tj Max)	15	A
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj=25°C, Id=lar, Vdd=50V)	110	mJ

# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

	On/on States					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1mA, V <sub>GS</sub> = 0	200			V
I <sub>DSS</sub>	Zero gate voltage drain current ( $V_{GS} = 0$ )	V <sub>DS</sub> = Max rating, V <sub>DS</sub> = Max rating @125°C			1 10	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20V$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 7.5A		0.15	0.16	Ω

#### Table 4. On/off states

### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> =8V, I <sub>D</sub> = 7.5A		12		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25V, f=1 MHz, V <sub>GS</sub> =0		800 165 26		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =160V, $I_D$ = 15A $V_{GS}$ =10V (see Figure 14)		24 4.4 11.6		nC nC nC

1. Pulsed: pulse duration=300µs, duty cycle 1.5%



	ownoning times					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on delay time Rise time	$V_{DD}=100 \text{ V}, I_D=7.5\text{A},$ $R_G=4.7\Omega, V_{GS}=10\text{V}$ (see Figure 13)		11.5 22		ns ns
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off delay time Fall time	$V_{DD} = 100 \text{ V}, I_D = 7.5\text{A},$ $R_G = 4.7\Omega, V_{GS} = 10\text{V}$ (see Figure 13)		19 11		ns ns

Table 6. Switching times

#### Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				15	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				60	А
$V_{SD}^{(2)}$	Forward on voltage	I <sub>SD</sub> =15A, V <sub>GS</sub> =0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =15A, V <sub>DD</sub> =50V di/dt = 100A/µs, ( <i>see Figure 18</i> )		125 0.55 8.8		ns μC Α
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =15A, V <sub>DD</sub> =50V di/dt = 100A/µs, Tj=150°C <i>(see Figure 18)</i>		148 0.73 9.9		ns μC Α

1. Pulse width limited by safe operating area


2. Pulsed: pulse duration =  $300\mu s$ , duty cycle 1.5%





GC20930

#### **Electrical characteristics (curves)** 2.1


#### Figure 1. Safe operating area








Static drain-source on resistance Figure 5.





 $10^{-5}$  $10^{-1} t_{p}(s)$  $10^{-4}$  $10^{-3}$  $10^{-2}$ 

Figure 2.


К

10


Figure 4. **Transfer characteristics** 

 $\delta = 0.5$ 0.2 0.1  $10^{-1}$ 0.05  $Z_{th} = k R_{thJ-c}$ 0.0  $\delta = t_p / \tau$ 0.01 , SINGLE PULSE

**Thermal impedance** 



### Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations






Figure 11. Source-drain forward characteristics




Figure 10. Normalized on resistance vs temperature





Figure 12. Maximum avalanche energy vs temperature



57

#### 3 **Test circuit**

Figure 13. Switching times test circuit for resistive load






Figure 15. Test circuit for inductive load switching and diode recovery times








Figure 16. Unclamped Inductive load test circuit





Figure 18. Switching time waveform



57 8/12 Rev 1

### Figure 14. Gate charge test circuit


# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
Е	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øР	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116

### **TO-220 MECHANICAL DATA**





# 5 Revision history

Date	Revision	Changes
06-Oct-2006	1	First Release



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

