## LOW VOLTAGE CMOS DUAL D-TYPE FLIP FLOP WITH 5V TOLERANT INPUTS

- 5V TOLERANT INPUTS
- HIGH SPEED:
$\mathrm{f}_{\mathrm{MAX}}=150 \mathrm{MHz}$ (MAX.) at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE: $\left|\mathrm{I}_{\mathrm{OH}}\right|=\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}(\mathrm{MIN})$ at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$
- PCI BUS LEVELS GUARANTEED AT 24 mA
- BALANCED PROPAGATION DELAYS: $t_{\text {PLH }} \cong \mathrm{t}_{\mathrm{PHL}}$
- OPERATING VOLTAGE RANGE: $\mathrm{V}_{\mathrm{CC}}(\mathrm{OPR})=2.0 \mathrm{~V}$ to 3.6 V (1.5V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 74
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17)
- ESD PERFORMANCE:

HBM $>2000 \mathrm{~V}$ (MIL STD 883 method 3015);
$M M>200 V$

## DESCRIPTION

The 74LCX74 is a low voltage CMOS DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring $\mathrm{C}^{2} \mathrm{MOS}$ technology. It is ideal for low power and high speed 3.3 V applications; it can be interfaced to 5 V signal environment for inputs.


Table 1: Order Codes

| PACKAGE | T \& R |
| :---: | :---: |
| SOP | 74LCX74MTR |
| TSSOP | 74LCX74TTR |

A signal on the D INPUT is transferred to the Q OUTPUT during the positive going transition of the clock pulse.
$\overline{\mathrm{CLR}}$ and $\overline{\mathrm{PR}}$ are independent of the clock and accomplished by a low setting on the appropriate input.
It has same speed performance at 3.3 V than 5 V AC/ACT family, combined with a lower power consumption.
All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

Figure 1: Pin Connection And IEC Logic Symbols


Figure 2：Input And Output Equivalent Circuit


Table 2：Pin Description

| PIN N ${ }^{\circ}$ | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1,13 | $1 \overline{\mathrm{CLR}}, 2 \overline{\mathrm{CLR}}$ | Asynchronous Reset－Direct Input |
| 2,12 | $1 \mathrm{D}, 2 \mathrm{D}$ | Data Inputs |
| 3,11 | $1 \mathrm{CK}, 2 \mathrm{CK}$ | Clock Input（LOW to HIGH，Edge Triggered） |
| 4,10 | $1 \overline{\mathrm{PR}}, 2 \overline{\mathrm{PR}}$ | Asynchronous Set－Direct Input |
| 5,9 | $1 \mathrm{Q}, 2 \mathrm{Q}$ | True Flip－Flop Outputs |
| 6,8 | $1 \overline{\mathrm{Q}}, 2 \overline{\mathrm{Q}}$ | Complement Flip－Flop Outputs |
| 7 | GND | Ground（0V） |
| 14 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive Supply Voltage |

Table 3：Truth Table

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLR }}$ | PR | D | CK | Q | $\overline{\mathbf{Q}}$ |  |
| L | H | X | X | L | H | CLEAR |
| H | L | X | X | H | L | PRESET |
| L | L | X | X | H | H |  |
| H | H | L | 厂 | L | H |  |
| H | H | H | 」 | H | L |  |
| H | H | X | 乙 | $\mathrm{Q}_{\mathrm{n}}$ | $\overline{\mathrm{Q}}_{\mathrm{n}}$ | NO CHANGE |

X ：Don＇t Care

Figure 3: Logic Diagram


This logic diagram has not be used to estimate propagation delays
Table 4: Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC Output Voltage ( $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ ) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC Output Voltage (High or Low State) (note 1) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC Input Diode Current | -50 | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | DC Output Diode Current (note 2) | -50 | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC Output Current | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current per Supply Pin | $\pm 100$ | mA |
| $\mathrm{I}_{\mathrm{GND}}$ | DC Ground Current per Supply Pin | $\pm 100$ | mA |
| $\mathrm{~T}_{\mathrm{stg}}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (10 sec) | 300 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

1) $I_{O}$ absolute maximum rating must be observed
2) $V_{O}<G N D$

## Table 5: Recommended Operating Conditions

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (note 1) | 2.0 to 3.6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 0 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right)$ | 0 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage (High or Low State) | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\mathrm{OH}}, \mathrm{I}_{\mathrm{OL}}$ | High or Low Level Output Current $\left(\mathrm{V}_{\mathrm{CC}}=3.0\right.$ to 3.6 V$)$ | $\pm 24$ | mA |
| $\mathrm{I}_{\mathrm{OH},} \mathrm{I}_{\mathrm{OL}}$ | High or Low Level Output Current $\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right)$ | $\pm 12$ | mA |
| $\mathrm{~T}_{\mathrm{Op}}$ | Operating Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{dt} / \mathrm{dv}$ | Input Rise and Fall Time (note 2) | 0 to 10 | $\mathrm{~ns} / \mathrm{V}$ |

1) Truth Table guaranteed: 1.5 V to 3.6 V
2) $\mathrm{V}_{\mathrm{IN}}$ from 0.8 V to 2 V at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$

Table 6: DC Specifications

| Symbol | Parameter | Test Condition |  | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \text { (V) } \end{aligned}$ |  | -40 to $85{ }^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage | 2.7 to 3.6 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | 2.7 to 3.6 | $\mathrm{l}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | 2.7 | $\mathrm{I}_{\mathrm{O}}=-12 \mathrm{~mA}$ | 2.2 |  | 2.2 |  |  |
|  |  | 3.0 | $\mathrm{l}_{\mathrm{O}}=-18 \mathrm{~mA}$ | 2.4 |  | 2.4 |  |  |
|  |  |  | $\mathrm{l}_{\mathrm{O}}=-24 \mathrm{~mA}$ | 2.2 |  | 2.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | 2.7 to 3.6 | $\mathrm{l}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |  | 0.2 |  | 0.2 | V |
|  |  | 2.7 | $\mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  |
|  |  | 3.0 | $\mathrm{l}_{\mathrm{O}}=16 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA}$ |  | 0.55 |  | 0.55 |  |
| 1 | Input Leakage Current | 2.7 to 3.6 | $\mathrm{V}_{1}=0$ to 5.5 V |  | $\pm 5$ |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 1 off | Power Off Leakage Current | 0 | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | Quiescent Supply Current | 2.7 to 3.6 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=3.6$ to 5.5 V |  | $\pm 10$ |  | $\pm 10$ |  |
| $\Delta_{\text {l }}$ c | ICC incr. per Input | 2.7 to 3.6 | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ |  | 500 |  | 500 | $\mu \mathrm{A}$ |

Table 7: Dynamic Switching Characteristics

| Symbol | Parameter | Test Condition |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}} \\ & \text { (V) } \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {OLP }}$ | Dynamic Low Level Quiet Output (note 1) | 3.3 | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V} \end{gathered}$ |  | 0.8 |  | V |
| $\mathrm{V}_{\text {OLV }}$ |  |  |  |  | -0.8 |  |  |

1) Number of outputs defined as " $n$ ". Measured with " $n-1$ " outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

Table 8: AC Electrical Characteristics

| Symbol | Parameter | Test Condition |  |  |  | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \text { (V) } \end{aligned}$ | $\underset{(\mathrm{pF})}{\mathrm{C}_{\mathrm{L}}}$ | $\begin{aligned} & \mathbf{R}_{\mathrm{L}} \\ & (\Omega) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathbf{t}_{\mathbf{s}}}=\mathrm{t}_{\mathrm{r}} \\ & (\mathrm{~ns}) \end{aligned}$ | -40 to $85{ }^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time (CK to Q or Q) | 2.7 | 50 | 500 | 2.5 | 1.5 | 8.0 | 1.5 | 9.2 | ns |
|  |  | 3.0 to 3.6 |  |  |  | 1.5 | 7.0 | 1.5 | 8.0 |  |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time (PR or CLR to Q or Q ) | 2.7 | 50 | 500 | 2.5 | 1.5 | 8.0 | 1.5 | 9.2 | ns |
|  |  | 3.0 to 3.6 |  |  |  | 1.5 | 7.0 | 1.5 | 8.0 |  |
| $\mathrm{t}_{\text {s }}$ | Setup Time, HIGH or LOW level D to CK | 2.7 | 50 | 500 | 2.5 | 2.5 |  | 3.5 |  | ns |
|  |  | 3.0 to 3.6 |  |  |  | 2.5 |  | 3.5 |  |  |
| $t_{n}$ | Hold Time, HIGH or LOW level D to CK | 2.7 | 50 | 500 | 2.5 | 1.5 |  | 1.5 |  | ns |
|  |  | 3.0 to 3.6 |  |  |  | 1.5 |  | 1.5 |  |  |
| $\mathrm{t}_{\text {w }}$ | CK Pulse Width, HIGH or LOW PR or CLR Pulse Width, LOW | 2.7 | 50 | 500 | 2.5 | 3.0 |  | 4.0 |  | ns |
|  |  | 3.0 to 3.6 |  |  |  | 3.0 |  | 4.0 |  |  |
| $\mathrm{t}_{\text {rec }}$ | $\begin{aligned} & \text { Recovery Time } \overline{\text { PR }} \\ & \text { or } \mathrm{CLR} \text { to CK } \\ & \hline \end{aligned}$ | 2.7 | 50 | 500 | 2.5 | 0 |  | 0 |  | ns |
|  |  | 3.0 to 3.6 |  |  |  | 0 |  | 0 |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Clock Pulse Frequency | 2.7 | 50 | 500 | 2.5 | 150 |  | 150 |  | MHz |
| tosth $\mathrm{t}_{\mathrm{OSHL}}$ | Output To Output Skew Time (note1, 2) | 3.0 to 3.6 | 50 | 500 | 2.5 |  | 1.0 |  | 1.0 | ns |

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW ( $\left.\mathrm{t}_{\mathrm{OLLH}}=\left|\mathrm{t}_{\text {PLHm }}-\mathrm{t}_{\text {PLHn }}\right|, \mathrm{t}_{\mathrm{OSHL}}=\left|\mathrm{t}_{\text {PHLm }}-\mathrm{t}_{\text {PHLn }}\right|\right)$
2) Parameter guaranteed by design

Table 9: Capacitive Characteristics

| Symbol | Parameter | Test Condition |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}} \\ & \text { (V) } \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 3.3 | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {CC }}$ |  | 6 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (note 1) | 3.3 | $\begin{gathered} \mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{IN}}=0 \text { or } \mathrm{V}_{\mathrm{CC}} \end{gathered}$ |  | 40 |  | pF |

1) $C_{P D}$ is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{C C}\left(\frac{p p r)}{}=C_{P D} \times V_{C C} \times f_{I N}+I_{C C} / 2\right.$ (per Flip-Flop)

Figure 4: Test Circuit

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ or equivalent (includes jig and probe capacitance)
$R_{L}=500 \Omega$ or equivalent
$R_{T}=Z_{\text {OUT }}$ of pulse generator (typically $50 \Omega$ )
Figure 5: Waveform - Propagation Delays, Setup And Hold Times ( $f=1 \mathrm{MHz} ; 50 \%$ duty cycle)


Figure 6: Waveform - Propagation Delays ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


Figure 7: Waveform - Recovery Times (f=1MHz; 50\% duty cycle)


Figure 8: Waveform - Pulse Width ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


## SO-14 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A | 1.35 |  | 1.75 | 0.053 |  | 0.069 |
| A1 | 0.1 |  | 0.25 | 0.004 |  | 0.010 |
| A2 | 1.10 |  | 1.65 | 0.043 |  | 0.065 |
| B | 0.33 |  | 0.51 | 0.013 |  | 0.020 |
| C | 0.19 |  | 0.25 | 0.007 |  | 0.010 |
| D | 8.55 |  | 8.75 | 0.337 |  | 0.344 |
| E | 3.8 |  | 4.0 | 0.150 |  | 0.157 |
| e |  | 1.27 |  |  | 0.050 |  |
| H | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| h | 0.25 |  | 0.50 | 0.010 |  | 0.020 |
| L | 0.4 |  | 1.27 | 0.016 |  | 0.050 |
| k | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |
| ddd |  |  | 0.100 |  |  | 0.004 |



## TSSOP14 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.2 |  |  | 0.047 |
| A1 | 0.05 |  | 0.15 | 0.002 | 0.004 | 0.006 |
| A2 | 0.8 | 1 | 1.05 | 0.031 | 0.039 | 0.041 |
| b | 0.19 |  | 0.30 | 0.007 |  | 0.012 |
| c | 0.09 |  | 0.20 | 0.004 |  | 0.0089 |
| D | 4.9 | 5 | 5.1 | 0.193 | 0.197 | 0.201 |
| E | 6.2 | 6.4 | 6.6 | 0.244 | 0.252 | 0.260 |
| E1 | 4.3 | 4.4 | 4.48 | 0.169 | 0.173 | 0.176 |
| e |  | 0.65 BSC |  |  | 0.0256 BSC |  |
| K | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |



## Tape \& Reel SO-14 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 60 |  |  | 2.362 |  |  |
| T |  |  | 22.4 |  |  | 0.882 |
| Ao | 6.4 |  | 6.6 | 0.252 |  | 0.260 |
| Bo | 9 |  | 9.2 | 0.354 |  | 0.362 |
| Ko | 2.1 |  | 2.3 | 0.082 |  | 0.090 |
| Po | 3.9 |  | 4.1 | 0.153 |  | 0.161 |
| P | 7.9 |  | 8.1 | 0.311 |  | 0.319 |



Note: Drawing not in scale

## Tape \& Reel TSSOP14 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 60 |  | 22.4 |  |  | 0.882 |
| T |  |  | 5.9 | 0.264 |  | 0.272 |
| Bo | 6.7 |  | 1.8 | 0.209 |  | 0.071 |
| Ko | 1.6 |  | 4.1 | 0.153 |  | 0.161 |
| Po | 3.9 |  |  | 8.1 | 0.311 |  |
| P | 7.9 |  |  |  |  | 0.319 |



Note: Drawing not in scale

Table 10: Revision History

| Date | Revision | Description of Changes |
| :---: | :---: | :--- |
| 15-Sep-2004 | 7 | Ordering Codes Revision - pag. 1. |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

