Preferred Device

Sensitive Gate Triacs

Silicon Bidirectional Thyristors

Designed primarily for full-wave AC control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

Features

- Pb-Free Package is Available*
- Sensitive Gate Triggering Uniquely Compatible for Direct Coupling to TTL, HTL, CMOS and Operational Amplifier Integrated Circuit Logic Functions
- Gate Triggering: 4 Mode 2N6071A, B; 2N6073A, B; 2N6075A, B
- Blocking Voltages to 600 V
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Device Marking: Device Type, e.g., 2N6071A, Date Code




ON Semiconductor®

http://onsemi.com

TRIACS 4.0 A RMS, 200 – 600 V



MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage (Note 1) (T _J = -40 to 110°C, Sine Wave, 50 to 60 Hz, Gate Open) 2N6071A,B 2N6073A,B 2N6075A,B	V _{drm,} V _{rrm}	200 400 600	V
*On-State RMS Current (T _C = 85°C) Full Cycle Sine Wave 50 to 60 Hz	I _{T(RMS)}	4.0	А
*Peak Non-repetitive Surge Current (One Full cycle, 60 Hz, T _J = +110°C)	I _{TSM}	30	А
Circuit Fusing Considerations (t = 8.3 ms)	l ² t	3.7	A ² s
*Peak Gate Power (Pulse Width \leq 1.0 μ s, T _C = 85°C)	P _{GM}	10	W
*Average Gate Power (t = 8.3 ms, T _C = 85°C)	P _{G(AV)}	0.5	W
*Peak Gate Voltage (Pulse Width \leq 1.0 μ s, T _C = 85°C)	V _{GM}	5.0	V
*Operating Junction Temperature Range	TJ	-40 to +110	°C
*Storage Temperature Range	T _{stg}	-40 to +150	°C
Mounting Torque (6-32 Screw) (Note 2)	-	8.0	in. lb.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

 V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

2. Torque rating applies with use of a compression washer. Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heatsink contact pad are common.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	3.5	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	75	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	ΤL	260	°C

*Indicates JEDEC Registered Data.

ORDERING INFORMATION

Device	Package	Shipping [†]
2N6071A	TO-225	500 Units / Box
2N6071B	TO-225	500 Units / Box
2N6071BG	TO-225 (Pb-Free)	500 Units / Box
2N6071BT	TO-225	50 Units / Rail
2N6073A	TO-225	500 Units / Box
2N6073B	TO-225	500 Units / Box
2N6075A	TO-225	500 Units / Box
2N6075B	TO-225	500 Units / Box


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T _C =	25°C unless otherwise noted	; Electricals apply in both directions)
--	-----------------------------	---

Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
*Peak Repetitive Blocking Current (V _D = Rated V _{DRM} , V _{RRM;} Gate Open)	Dpen) T _J = 25°C T _J = 110°C				10 2	μA mA
ON CHARACTERISTICS		•				
*Peak On-State Voltage (Note 3) ($I_{TM} = \pm 6.0 \text{ A Peak}$)		V _{TM}	-	-	2	V
*Gate Trigger Voltage (Continuous DC), All Quadrants (Main Terminal Voltage = 12 Vdc, $R_L = 100 \Omega$, $T_J = -40^{\circ}C$)		V _{GT}	_	1.4	2.5	V
Gate Non–Trigger Voltage, All Quadrants (Main Terminal Voltage = 12 Vdc, $R_L = 100 \Omega$, $T_J = 110^{\circ}C$)		V _{GD}	0.2	_	-	V
*Holding Current (Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Curre	en, Initiating Current = ± 1 Adc) T _J = -40°C T _J = 25°C				30 15	mA
Turn-On Time (I _{TM} = 14 Adc, I _{GT} = 100 mAdc)	•	t _{gt}	-	1.5	-	μs
			(QUAD Maximu	RANT m Value	e)
	Туре	I _{GT} @ Т _Ј	l mA	ll mA	III mA	IV mA
Gate Trigger Current (Continuous DC)	2N6071A	+25°C	5	5	5	10
(Main Terminal Voltage = 12 Vdc, $R_L = 100 \Omega$)	2N6073A 2N6075A	-40°C	20	20	20	30
	2N6071B		3	3	3	5
	2N6073B 2N6075B	-40°C	15	15	15	20
OYNAMIC CHARACTERISTICS						
Critical Rate of Rise of Commutation Voltage @ V _{DRM} , T _J = 85°C, Gate Open, I _{TM} = 5.7 A, Exponential Waveform, Commutating di/dt = 2.0 A/ms		dv/dt(c)	-	5	_	V/µs

3. Pulse Test: Pulse Width \leq 2.0 ms, Duty Cycle \leq 2%. *Indicates JEDEC Registered Data.

SAMPLE APPLICATION: **TTL-SENSITIVE GATE 4 AMPERE TRIAC** TRIGGERS IN MODES II AND III



Trigger devices are recommended for gating on Triacs. They provide:


1. Consistent predictable turn-on points.


2. Simplified circuitry.

3. Fast turn-on time for cooler, more efficient and reliable operation.

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V _{DRM}	Peak Repetitive Forward Off State Voltage
I _{DRM}	Peak Forward Blocking Current
V _{RRM}	Peak Repetitive Reverse Off State Voltage
I _{RRM}	Peak Reverse Blocking Current
V _{TM}	Maximum On State Voltage
Ι _Η	Holding Current






Quadrant Definitions for a Triac

All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.

SE	ISITIVE	GATE	LOGIC	REFERENCE	

IC Logic Functions	Firing Quadrant				
ic Logic Functions	I	Ш	III	IV	
TTL		2N6071A Series	2N6071A Series		
HTL		2N6071A Series	2N6071A Series		
CMOS (NAND)	2N6071B Series			2N6071B Series	
CMOS (Buffer)		2N6071B Series	2N6071B Series		
Operational Amplifier	2N6071A Series			2N6071A Series	
Zero Voltage Switch		2N6071A Series	2N6071A Series		







Figure 10. Thermal Response

PACKAGE DIMENSIONS

TO-225 CASE 77-09 **ISSUE Z**



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 077-01 THRU -08 OBSOLETE, NEW STANDARD 077-09.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.425	0.435	10.80	11.04
В	0.295	0.305	7.50	7.74
С	0.095	0.105	2.42	2.66
D	0.020	0.026	0.51	0.66
F	0.115	0.130	2.93	3.30
G	0.094	BSC	2.39	BSC
Н	0.050	0.095	1.27	2.41
J	0.015	0.025	0.39	0.63
Κ	0.575	0.655	14.61	16.63
М	5°	TYP	5°	TYP
Q	0.148	0.158	3.76	4.01
R	0.045	0.065	1.15	1.65
S	0.025	0.035	0.64	0.88
U	0.145	0.155	3.69	3.93
٧	0.040		1.02	

STYLE 5: PIN 1. MT 1 2. MT 2 3. GATE

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters witch with explicits are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal and such apelications in distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persones that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affir

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.