

HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM

### Features

- High-speed access
  - Military: 25/35/45/55/70ns (max.)
- Industrial: 55ns (max.)
- Commercial: 20/25/35/45/55/70ns (max.)
- Low-power operation
  - IDT7134SA Active: 700mW (typ.) Standby: 5mW (typ.)
  - IDT7134LA Active: 700mW (typ.) Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible: single 5V (±10%) power supply
- Available in 48-pin DIP, LCC, Flatpack and 52-pin PLCC
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

# Description


The IDT7134 is a high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically operate on only 700mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming  $200\mu$ W from a 2V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


## **Functional Block Diagram**




2720 drw 01

#### **JUNE 1999**

#### Pin Configurations<sup>(1,2,3)</sup>





#### NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- P48-1 package body is approximately .55 in x .61 in x .19 in. C48-2 package body is approximately .62 in x 2.43 in x .15 in. J52-1 package body is approximately .75 in x .75 in x .17 in. L48-1 package body is approximately .57 in x .57 in x .68 in. F48-1 package body is approxiantely .75 in x .75 in x .11 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of actual part-marking.

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Military	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт <sup>(3)</sup>	Power Dissipation	1.5	1.5	W
Ιουτ	DC Output Current	50	50	mA
NOTES				2720 tbl 01

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10 ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc +10%.

3. VTERM = 5.5V.

## **Capacitance**<sup>(1)</sup> (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 3dV$	11	pF
Соит	Output Capacitance	Vout = 3dV	11	pF
				2720 tbl 02

NOTES:

1. This parameter is determined by device characterization but is not production tested.

2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V and from 3V to 0V.

## **Recommended Operating Temperature and Supply Voltage**<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA.

2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

## **Recommended DC Operating** Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0(2)	V
VIL	Input Low Voltage	-0.5(1)		0.8	V

NOTES:

1. VIL (min.)  $\geq$  -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

## **DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range** (Vcc = 5V ± 10%)

			7134SA		713		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, VIN = 0V to Vcc		10		5	μA
llo	Output Leakage Current	CE - VH, VOUT = 0V to Vcc		10		5	μA
Vol	Output Low Voltage	lo∟ = 6mA	-	0.4		0.4	V
		Iol = 8mA	_	0.5	_	0.5	V
Vон	Output High Voltage	Іон = -4mA	2.4		2.4	_	V

NOTES:

1. At Vcc ≤ 2.0V input leakages are undefined.

2720 tbl 04

2720 tbl 03

2720 tbl 06b

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,2,4)</sup> (Vcc = 5.0V ± 10%)

		ia ouppij tonago nang									
						4X20 Only	Con	4X25 n'I & itary	Con	4X35 n'I& itary	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CE = VIL Outputs Open f = fωAX <sup>®)</sup>	COM'L	SA LA	170 170	280 240	160 160	280 220	150 150	260 210	mA
			MIL & IND	SA LA			160 160	310 260	150 150	300 250	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}L$ and $\overline{CE}R = VIH$ f = fMAX <sup>(3)</sup>	COM'L	SA LA	25 25	100 80	25 25	80 50	25 25	75 45	mA
	Level lipuis)		MIL & IND	SA LA			25 25	100 80	25 25	75 55	
ISB2	Standby Current (One Port - TTL Level Inputs)	ĒΈra" = Vi∟ and ĒĒ'в" = Vi⊩ Active Port Outputs Open, f≖fmax <sup>(6)</sup>	COM'L	SA LA	105 105	180 150	95 95	180 140	85 85	170 130	mA
	Level inpuis)	T=TMAX <sup>ey</sup>	MIL & IND	SA LA			95 95	210 170	85 85	200 160	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V VN > Vcc - 0.2V or	COM'L	SA LA	1.0 0.2	15 4.5	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
		$V_{IN} \le 0.2V, f = 0^{(3)}$	MIL & IND	SA LA			1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port -	One Port CE <sup>r</sup> a" or CE <sup>r</sup> B" ≥ Vcc - 0.2V ViN > Vcc - 0.2V or ViN < 0.2V	COM'L	SA LA	105 105	170 130	95 95	170 120	85 85	160 110	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ of $VIN \le 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(0)}$	MIL & IND	SA LA			95 95	210 150	85 85	190 130	

										27	720 tbl 0
			7134X45 Com'l & Military		n'l &	Com	4X55 'I, Ind litary	Con	4X70 n'I & itary		
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current	$\overline{CE} = VIL$ Outputs Open $f = f_{MA} x^{(0)}$	COM'L	SA LA	140 140	240 200	140 140	240 200	140 140	240 200	mA
	(Both Ports Active)	,	MIL & IND	SA LA	140 140	280 240	140 140	270 220	140 140	270 220	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_{L}$ and $\overline{CE}_{R} = V_{H}$ f = f <sub>MAX</sub> <sup>(3)</sup>	COM'L	SA LA	25 25	70 40	25 25	70 40	25 25	70 40	mA
	Level inputs)		MIL & SA	SA LA	25 25	70 50	25 25	70 50	25 25	70 50	
ISB2	Standby Current (One Port - TTL	$\overline{CE}_{A^*} = V_{IL}$ and $\overline{CE}_{B^*} = V_{IH}$ Active Port Outputs Open, $f=f_{MAX}^{(6)}$	COM'L	SA LA	75 75	160 130	75 75	160 130	75 75	160 130	mA
	Level Inputs)	T=IMAX <sup>ey</sup>	MIL & IND	SA LA	75 75	190 150	75 75	180 150	75 75	180 150	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \ge Vcc - 0.2V$ $V_{IN} > Vcc - 0.2V$ or	COM'L	SA LA	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
	CiviOS Level Inpuls)	$V_{\rm IN} \ge V_{\rm CC} - 0.2V$ of $V_{\rm IN} \le 0.2V$ , f = 0 <sup>(3)</sup>	MIL & IND	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port -	One Port $\overline{CE}_{A^*}$ or $\overline{CE}_{B^*} \ge V_{CC} - 0.2V$	COM'L	SA LA	75 75	150 100	75 75	150 100	75 75	150 100	mA
	CMOS Level Inputs)	$\label{eq:Vinloss} \begin{array}{l} \overline{Vin} \geq \overline{Vcc} - 0.2V \text{ or } Vin \leq 0.2V \\ Active \text{ Port Outputs Open,} \\ f = f_{MAX}^{(6)} \end{array}$	MIL & IND	SA LA	75 75	180 120	75 75	170 120	75 75	170 120	

#### NOTES:

1. 'X' in part number indicates power rating (SA or LA).

2. Vcc = 5V, TA = +25°C for typical, and parameters are not production tested.

3. fmax = 1/trc = All inputs cycling at f = 1/trc (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.

4. Industrial temperature: for other speeds, packages and powers contact your sales office.

#### **Data Retention Characteristics Over All Temperature Ranges** (LA Version Only) VLC = 0.2V. VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	lition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdr	Vcc for Data Retention	Vcc = 2V	Vcc = 2V			_	V
ICCDR	Data Retention Current	CE ≥ Vнc	MIL. & IND.	_	100	4000	μA
		$V \ge V + C \text{ or } \leq V + C$	COM'L.	_	100	1500	
$t$ CDR $^{(3)}$	Chip Deselect to Data Retention Time		-	0	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	ns
	•					2	720 tbl 0


NOTES:

1. Vcc = 2V, TA = +25°C, and are not production tested.

2. tRc = Read Cycle Time.

3. This parameter is guaranteed by device characterization, but not production tested.

### **Data Retention Waveform**



## **AC Test Conditions**

	9.000
Output Load	Figures 1 and 2
Output Reference Levels	1.5V
Input Timing Reference Levels	1.5V
Input Rise/Fall Times	5ns
Input Pulse Levels	GND to 3.0V

2720 tbl 08




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tLz, tHz, twz, tow) \*Including scope and jig

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(3,4)</sup>

		7134X20 Com'l Only		7134X25 Com'l & Military		7134X35 Com'l & Military			
Symbol	Parameter	Min.	Мах.	Min.	Max.	Min.	Max.	Unit	
READ CYCLE				-		-	-		
tRC	Read Cycle Time	20		25		35		ns	
tAA	Address Access Time	_	20		25		35	ns	
<b>t</b> ACE	Chip Enable Access Time		20		25		35	ns	
tAOE	Output Enable Access Time	-	15		15		20	ns	
toн	Output Hold from Address Change	0	_	0	_	0		ns	
tLZ	Output Low-Z Time <sup>(1,2)</sup>	0		0		0		ns	
tнz	Output High-Z Time (1.2)	—	15		15		20	ns	
ЪЛ	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		0		ns	
tPD .	Chip Disable to Power Down Time <sup>(2)</sup>	_	20		25		35	ns	
	·	-					-	2720 tbl 09	

		Con	4X45 n'I& tary	7134X55 Com'l, Ind & Military		7134X70 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
READ CYCLE	•							
tRC	Read Cycle Time	45		55		70		ns
taa	Address Access Time		45	_	55	_	70	ns
tACE	Chip Enable Access Time		45		55	_	70	ns
taoe	Output Enable Access Time		25	_	30		40	ns
tOH	Output Hold from Address Change	0	_	0		0		ns
٤z	Output Low-Z Time (1,2)	5		5	_	5		ns
tHZ	Output High-Z Time (1,2)		20	_	25		30	ns
tPU	Chip Enable to Power Up Time (2)	0		0		0		ns
₽D	Chip Disable to Power Down Time (2)		45		50		50	ns

2720 tbl 09b

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization, but is not production tested.

3. 'X' in part number indicates power rating (SA or LA).


4. Industrial temperature: for other speeds, packages and powers contact your sales office.

Military, Industrial and Commercial Temperature Ranges

Timing Waveform of Read Cycle No. 1, Either Side<sup>(1,2,4)</sup>



# Timing Waveform of Read Cycle No. 2, Either Side<sup>(1,3)</sup>



#### NOTES:

1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .

2. Timing depends on which signal is de-asserted first,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .

- 3.  $R/\overline{W} = V_{IH}$ .
- 4. Start of valid data depends on which timing becomes effective, tAOE, tACE or tAA

5. taa for RAM Address Access and tsaa for Semaphore Address Access.

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5,7)</sup>

Parameter		7134X20 Com'l Only		7134X25 Com'l & Military		7134X35 Com'l & Military	
	Min.	Max.	Min.	Max.	Min.	Max.	Unit
		-				-	
Write Cycle Time	20		25		35		ns
Chip Enable to End-of-Write	15		20		30		ns
Address Valid to End-of-Write	15	_	20		30		ns
Address Set-up Time	0		0		0	-	ns
Write Pulse Width	15		20		25		ns
Write Recovery Time	0		0		0	_	ns
Data Valid to End-of-Write	15		15		20		ns
Output High-Z Time <sup>(1,2)</sup>		15		15		20	ns
Data Hold Time <sup>(3)</sup>	0		0		3		ns
Write Enable to Output in High-Z <sup>(1,2)</sup>		15		15		20	ns
Output Active from End-of-Write <sup>(1,2,3)</sup>	3		3		3		ns
Write Pulse to Data Delay <sup>4)</sup>		40		50		60	ns
Write Data Valid to Read Data Delay <sup>(4,6)</sup>		30		30		35	ns
						:	2720 tbl 10a
	Cor	n'l &	Com	'l, Ind	Con	n'l &	
Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
						-	-
Write Cycle Time	45		55		70		ns
Chip Enable to End-of-Write	40		50		60	—	ns
Address Valid to End-of-Write	40		50		60		ns
Address Set-up Time	0		0		0		ns
Write Pulse Width	40		50		60	—	ns
Write Recovery Time	0		0		0	—	ns
	Chip Enable to End-of-Write     Address Valid to End-of-Write     Address Set-up Time     Write Pulse Width     Write Recovery Time     Data Valid to End-of-Write     Dutput High-Z Time <sup>(1,2)</sup> Data Hold Time <sup>(3)</sup> Write Enable to Output in High-Z <sup>(1,2)</sup> Dutput Active from End-of-Write <sup>(1,2,3)</sup> Write Data Valid to Read Data Delay <sup>(4,6)</sup> Parameter     Write Cycle Time     Chip Enable to End-of-Write     Address Valid to End-of-Write     Address Valid to End-of-Write     Write Cycle Time     Write Cycle Time     Write State to End-of-Write     Address Valid to End-of-Write     Address Valid to End-of-Write     Write Pulse Width	Chip Enable to End-of-Write   15     Address Valid to End-of-Write   15     Address Set-up Time   0     Write Pulse Width   15     Write Recovery Time   0     Data Valid to End-of-Write   15     Data Valid to End-of-Write   15     Dutput High-Z Time <sup>(1,2)</sup> Data Hold Time <sup>(3)</sup> 0     Vrite Enable to Output in High-Z <sup>(1,2)</sup> Dutput Active from End-of-Write <sup>(1,2,3)</sup> 3     Vrite Pulse to Data Delay <sup>(4)</sup> Vrite Data Valid to Read Data Delay <sup>(4,6)</sup> Vrite Data Valid to Read Data Delay <sup>(4,6)</sup> Vrite Cycle Time   45     Chip Enable to End-of-Write   40     Address Valid to End-of-Write   40	Chip Enable to End-of-Write     15     —       Address Valid to End-of-Write     15     —       Address Setup Time     0     —       Vrite Pulse Width     15     —       Vrite Pulse Width     15     —       Vrite Pulse Width     15     —       Vrite Recovery Time     0     —       Data Valid to End-of-Write     15     —       Dutput High-Z Time <sup>(1,2)</sup> —     15     —       Data Hold Time <sup>(6)</sup> 0     —     15       Data Hold Time <sup>(6)</sup> 0     —     15       Vrite Enable to Output in High-Z <sup>(1,2)</sup> —     15     —       Vrite Pulse to Data Delay <sup>(4)</sup> —     40     —       Vrite Data Valid to Read Data Delay <sup>(4,6)</sup> —     30     3       Vrite Cycle Time     45     —     20       Vrite Cycle Time     45     —     2       Vrite Cycle Time     45     —     2       Vrite Cycle Time     45     —     2       Vrite Cycle Time     45     — <td>Ship Enable to End-of-Write     15     —     20       Address Valid to End-of-Write     15     —     20       Address Set-up Time     0     —     0       Write Pulse Width     15     —     20       Write Recovery Time     0     —     0       Data Valid to End-of-Write     15     —     15       Dutput High-Z Time<sup>(1,2)</sup>     —     15     —       Data Hold Time<sup>(6)</sup>     0     —     0       Vrite Enable to Output in High-Z<sup>(1,2)</sup>     —     15     —       Dutput Active from End-of-Write<sup>(1,2,3)</sup>     3     —     3       Vrite Data Delay<sup>(4)</sup>     —     40     —       Vrite Data Valid to Read Data Delay<sup>(4,6)</sup>     —     30     —       Vrite Data Valid to Read Data Delay<sup>(4,6)</sup>     —     30     —       Vrite Cycle Time     45     —     55       Com'l &amp; Min.     Max.     Min.     Min.       Write Cycle Time     45     —     50       Vrite Cycle Time     40     —     50</td> <td>hip Enable to End-of-Write   15    20      Address Valid to End-of-Write   15    20      Address Setup Time   0    0      Vrite Pulse Width   15    20      Vrite Pulse Width   15    0      Vrite Recovery Time   0    0      Vata Valid to End-of-Write   15    15      Vata Valid to End-of-Write   15    15      Duput High-Z Time<sup>(1,2)</sup>    15    15     Duput Active from End-of-Write<sup>(1,2,3)</sup>   0    15      Vrite Pulse to Data Delay<sup>(4,0)</sup>    30    30      Vrite Data Valid to Read Data Delay<sup>(4,6)</sup>    30    30      Vrite Cycle Time   45    55         Vrite Cycle Time   45    50      </td> <td>Chip Enable to End-of-Write     15      20      30       xddress Valid to End-of-Write     15      20      30       xddress Set-up Time     0      0      0       Write Pulse Width     15      20      25       Write Pulse Width     15      20      20       Data Valid to End-of-Write     0      0      0       Dutput High-Z Time<sup>(1,2)</sup>      15      15      20       Dutput Active from End-of-Write<sup>(1,2,3)</sup>     0      15      3</td> <td>bip Enable to End-of-Wirite     15      20      30        videress Valid to End-of-Wirite     15      20      30        videress Setup Time     0      0      0      0        Vrite Pulse Width     15      20      25        Vrite Pulse Width     15      20      25        Vrite Pulse Width     15      15      20        vite Recovery Time     0      15      20        vite Recovery Time     0      15      20        vite Recovery Time     0      15      20        vite Bals Valid to End-of-Wirite     0      15      20       vite Enable to Output in High-Z<sup>1/2</sup>      15      30      35       Vrite Pulse to Data Delay<sup>(4,6)</sup><!--</td--></td>	Ship Enable to End-of-Write     15     —     20       Address Valid to End-of-Write     15     —     20       Address Set-up Time     0     —     0       Write Pulse Width     15     —     20       Write Recovery Time     0     —     0       Data Valid to End-of-Write     15     —     15       Dutput High-Z Time <sup>(1,2)</sup> —     15     —       Data Hold Time <sup>(6)</sup> 0     —     0       Vrite Enable to Output in High-Z <sup>(1,2)</sup> —     15     —       Dutput Active from End-of-Write <sup>(1,2,3)</sup> 3     —     3       Vrite Data Delay <sup>(4)</sup> —     40     —       Vrite Data Valid to Read Data Delay <sup>(4,6)</sup> —     30     —       Vrite Data Valid to Read Data Delay <sup>(4,6)</sup> —     30     —       Vrite Cycle Time     45     —     55       Com'l & Min.     Max.     Min.     Min.       Write Cycle Time     45     —     50       Vrite Cycle Time     40     —     50	hip Enable to End-of-Write   15    20      Address Valid to End-of-Write   15    20      Address Setup Time   0    0      Vrite Pulse Width   15    20      Vrite Pulse Width   15    0      Vrite Recovery Time   0    0      Vata Valid to End-of-Write   15    15      Vata Valid to End-of-Write   15    15      Duput High-Z Time <sup>(1,2)</sup> 15    15     Duput Active from End-of-Write <sup>(1,2,3)</sup> 0    15      Vrite Pulse to Data Delay <sup>(4,0)</sup> 30    30      Vrite Data Valid to Read Data Delay <sup>(4,6)</sup> 30    30      Vrite Cycle Time   45    55         Vrite Cycle Time   45    50	Chip Enable to End-of-Write     15      20      30       xddress Valid to End-of-Write     15      20      30       xddress Set-up Time     0      0      0       Write Pulse Width     15      20      25       Write Pulse Width     15      20      20       Data Valid to End-of-Write     0      0      0       Dutput High-Z Time <sup>(1,2)</sup> 15      15      20       Dutput Active from End-of-Write <sup>(1,2,3)</sup> 0      15      3	bip Enable to End-of-Wirite     15      20      30        videress Valid to End-of-Wirite     15      20      30        videress Setup Time     0      0      0      0        Vrite Pulse Width     15      20      25        Vrite Pulse Width     15      20      25        Vrite Pulse Width     15      15      20        vite Recovery Time     0      15      20        vite Recovery Time     0      15      20        vite Recovery Time     0      15      20        vite Bals Valid to End-of-Wirite     0      15      20       vite Enable to Output in High-Z <sup>1/2</sup> 15      30      35       Vrite Pulse to Data Delay <sup>(4,6)</sup> </td

Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).
This parameter is guaranteed by device characterization, but is not production tested.

Write Data Valid to Read Data Delay<sup>(4,6)</sup>

Write Enable to Output in High-Z<sup>(1,2)</sup>

Output Active from End-of-Write<sup>(1,2,3)</sup>

Write Pulse to Data Delay(4)

20

3

3

20

20

70

45

25

3

3

30

3

3

25

25

80

55

4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".

5. 'X' in part number indicates power rating (SA or LA).

Data Valid to End-of-Write

Output High-Z Time<sup>(1,2)</sup>

Data Hold Time<sup>(3)</sup>

6. tDDD = 35ns for military temperature range.

tow

tHZ

ťDН

twz

tow

twdd

tDDD

NOTES:

7. Industrial temperature: for other speeds, packages and powers contact your sales office.

8

ns 2720 tbl 10b

ns

ns

ns

ns

ns

ns

30


30

90

70

<sup>3.</sup> The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

# Timing Waveform of Write with Port-to-Port Read<sup>(1,2,3)</sup>




1. Write cycle parameters should be adhered to, in order to ensure proper writing.

2.  $\overline{CE}L = \overline{CE}R = VIL$ .  $\overline{OE}"B" = VIL$ .

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".


# Timing Waveform of Write Cycle No. 1, R/W Controlled Timing<sup>(1,5,8)</sup>



#### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\overline{CE} = V_{IL}$  and  $R/\overline{W} = V_{IL}$ .
- 3. twe is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going to VIH to the end-of-write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE = VIL transition occurs simultaneously with or after the RW = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ±500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE = V<sub>IL</sub> during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE = V<sub>IL</sub> during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# Timing Waveform of Write Cycle No. 2, CE Controlled Timing<sup>(1,4)</sup>



#### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\overline{CE} = V_{IL}$  and  $R/\overline{W} = V_{IL}$ .
- 3. twR is measured from the earlier of CE or R/W going HIGH to the end-of-write cycle.
- 4. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 5. Timing depends on which enable signal (CE or R/W) is asserted last.

## **Functional Description**

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{CE}$  HIGH). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

### Truth Table I – Read/Write Control


Left or Right Port <sup>(1)</sup>				
R/W	ĒĒ	ŌĒ	D0-7	Function
Х	Η	Х	Z	Port Deselected and in Power-Down Mode, IsB2 or IsB4
Х	Η	Х	Z	CER = CEL = H, Power Down Mode IsB1 or ISB3
L	L	Х	DATAIN	Data on port written into memory
Н	L	L	DATAOUT	Data in memory output on port
Х	Х	Н	Z	High impedance outputs
				2720 tbl 11

NOTE:

1. AoL - A11L  $\neq$  AOR - A11R

"H" = VIH, "L" = VIL, "X" = Don't Care, and "Z" = High Impedance

#### **Ordering Information**



#### NOTE:

1. Industrial temperature is available for PLCC packages in standard power. For other speeds, packages and powers contact your sales office.

#### **Datasheet Document History**

 3/25/99 Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Pages 2 Added additional notes to pin configurations
6/9/99: Changed drawing format



**CORPORATE HEADQUARTERS** 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-5166 fax: 408-492-8674 www.idt.com for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.