

Features

- High-speed access
 - *Military: 25/35ns (max.)*
 - Commercial: 20/25/35ns (max.)
- Low-power operation
 - IDT7052S
 - Active: 750mW (typ.)
 - Standby: 7.5mW (typ.)
 - IDT7052L
 - Active: 750mW (typ.)
 - Standby: 1.5mW (typ.)
- True FourPort memory cells which allow simultaneous access of the same memory locations
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports
- Battery backup operation—2V data retention


- TTL-compatible; single 5V (±10%) power supply
- Available in 120 pin and 132 pin Thin Quad Flatpacks and 108 pin PGA
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Description

The IDT7052 is a high-speed $2K \times 8$ FourPortTM Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those

Functional Block Diagram



JUNE 1999

©1999 Integrated Device Technology, Inc.

systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CMOS high-performance technology, this FourPort SRAM typically operates on only 750mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μ W from a 2V battery.


The IDT7052 is packaged in a ceramic 108-pin Pin Grid Array (PGA), 120-pin Thin Quad Flatpack (TQFP) and 132-pin Plastic Quad Flatpack (PQF). Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


Pin Configurations (1,2,3)

81	80	77	74	72	69	68	65	63	60	57	54		
R/W P2	NC	A7 P2	A5 P2	Аз Р2	Ao P2	Ao P3	Аз Р3	A5 P3	A7 P3	NC	R/W P3	1:	
BUSY P2	83 <u>OE</u> P2	78 A8 P2	76 A10 P2	73 A4 P2	70 A1 P2	67 A1 P3	64 A4 P3	61 A10 P3	59 A8 P3	56 OE P3	BUSY P3	1	
87 A2 P1	86 A1 P1	82 CE	79 A9 P2	75 A6 P2	71 A2 P2	66 A2 P3	62 A6 P3	58 A9 P3	55 CE P3	51 A1 P4	50 A2 P4	1	
90 A5 P1	88 A3 P1	85 A ₀ P1							52 A0 P4	49 A3 P4	47 A5 P4	0	
92 A ₁₀ P1	91 A6 P1	89 A4 P1						48 A4 P4	46 A6 P4	45 A10 P4	0		
95 A8 P1	94 A7 P1	93 Vcc		IDT7052G G108-1(4)						43 A ₇ P4	42 A8 P4	0	
96 A9 P1	97 NC	98 CE P1		G108-1(4) 108-Pin PGA Top View ⁽⁵⁾						40 NC	41 A9 P4	0	
99 R/W P1	100 OE P1	102 I/O0 P1			·				35 GND	37 OE P4	38 R/W P4		
BUSY P1	103 I/O1 P1	106 GND							31 GND	34 I/O7 P4	36 BUSY P4	0.	
104 I/O2 P1	105 I/O3 P1	1 I/O6 P1	4 Vcc	8 GND	12 Vcc	17 Vcc	21 GND	25 Vcc	28 I/O2 P4	32 I/O5 P4	33 I/O6 P4	0:	
107 I/O4 P1	2 I/O7 P1	5 I/O ₀ P2	7 I/O ₂ P2	10 I/O4 P2	13 I/O6 P2	16 I/O1 P3	19 I/O3 P3	22 I/O5 P3	24 I/O7 P3	29 I/O3 P4	30 I/O4 P4	0:	
108 I/O5 P1	3 NC	6 I/O1 P2	9 I/O3 P2	11 I/O5 P2	14 I/O7 P2	15 I/O0 P3	18 I/O2 P3	20 I/O4 P3	23 I/O6 P3	26 I/O0 P4	27 I/O1 P4	0	
A	В	С	D	E	F	G	Н	J	K	L	M 2674 drw 0	02	

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. Package body is approximately 1.21 in x 1.21 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Configurations(1,2,3) (con't.)





- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. PQ132-1 package body is approximately .95 in x .95 in x .14 in.
 - PN120-1 package body is approximately $14mm \times 14mm \times 1.4mm$.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking
- 6. The side of the package containing pin1 may have a bevelled edge in place of the indicator dot..

Pin Configurations^(1,2)

Symbol	Pin Name
A0 P1 - A10 P1	Address Lines - Port 1
A0 P2 - A10P2	Address Lines - Port 2
A0 P3 - A10 P3	Address Lines - Port 3
Ao P4 - A10 P4	Address Lines - Port 4
I/O0 P1 - I/O7 P1	Data I/O - Port 1
VO0 P2 - VO7 P2	Data I/O - Port 2
VO0 P3 - VO7 P3	Data I/O - Port 3
I/O0 P4 - I/O7 P4	Data I/O - Port 4
R/W P1	Read/Write - Port 1
R/W P2	Read/Write - Port 2
R/W P3	Read/Write - Port 3
R/W P4	Read/Write - Port 4
GND	Ground
CE P1	Chip Enable - Port 1
CE P2	Chip Enable - Port 2
CE P3	Chip Enable - Port 3
CE P4	Chip Enable - Port 4
OE P1	Output Enable - Port 1
OE P2	Output Enable - Port 2
OE P3	Output Enable - Port 3
OE P4	Output Enable - Port 4
BUSY P1	Write Disable - Port 1
BUSY P2	Write Disable - Port 2
BUSY P3	Write Disable - Port 3
BUSY P4	Write Disable - Port 4
Vcc	Power

NOTES:

2674 tbl 01

2674 tbl 03

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply

Capacitance⁽¹⁾

(TA = +25°C, f = 1.0MHz) TQFP only

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 0V	9	pF
Соит	Output Capacitance	Vout = 0V	10	pF

NOTES:

 This parameter is determined by device characterization but is not production tested.

3dV references the interpolated capacitance when the input and the output signals switch from 0V to 3V or from 3V to 0V.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	۰C
Іоит	DC Output Current	50	50	mA

NOTES:

2674 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Maximum Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to+125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

2674 tbl 0

1. This is the parameter Ta.

NOTES:

 Industrial temperature: for specific speeds, packages and powers, contact your sales office

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0(2)	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTES

1. $Vil \ge -1.5V$ for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

2674 tbl 05

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,5,6) (Vcc = 5.0V ± 10%)

					7052X20 Com'l Only		7052X25 Com'l & Military		7052X35 Com'l & Military		
Symbol	Parameter	Condition	Versi	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc1 Operating Power Supply Current (All Ports Active)	Supply Current	CE = VIL Outputs Open f = 0 ⁽³⁾	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	mA
	(All Forts Active)	1 = 0	MIL. & IND.	S L	_	1 1	150 150	360 300	150 150	360 300	
Ců	Dynamic Operating Current (All Ports Active)	\overline{CE} = VIL Outputs Open f = fmax ⁽⁴⁾	COM'L.	S L	240 210	370 325	225 195	350 305	210 180	335 290	mA
			MIL. & IND.	S L	1 1	1 1	225 195	400 340	210 180	395 330	
IsB	Standby Current (All Ports - TTL Level	CE = VIH f = fMAX ⁽⁴⁾	COM'L.	S L	70 60	95 80	45 40	85 70	40 35	75 60	mA
	Inputs)		MIL. & IND.	S L		11	45 40	115 85	40 35	110 80	
ISB1	Full Standby Current (All Ports - All CMOS	All Ports CE ≥ Vcc - 0.2V	COM'L.	S L	1.5 0.3	15 1.5	1.5 0.3	15 1.5	1.5 0.3	15 1.5	mA
	Level Inputs)	$\begin{array}{l} \text{VIN} \geq \text{VCC} - 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V, } f = 0^{(3)} \end{array}$	MIL. & IND.	S L	-	_	1.5 0.3	30 4.5	1.5 0.3	30 4.5	

NOTES: 2674 tbl 06

- 1. 'X' in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C and are not production tested.
- 3. f = 0 means no address or control lines change.
- 4. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. For the case of one port, divide the appropriate current above by four.
- 6. Industrial temperature: for specific speeds, packages and powers contact your sales office.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			7052S		7052L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
LI	Input Leakage Current ⁽¹⁾	VCC = 5.5V, $VIN = 0V$ to VCC	-	10	_	5	μA
ILO	Output Leakage Current	\overline{CE} = ViH, Vout = 0V to Vcc	-	10	_	5	μΑ
Vol	Output Low Voltage	Iol = 4mA	-	0.4	-	0.4	V
Vон	Output High Voltage	Ioн = -4mA	2.4	_	2.4	_	V

NOTE:

1. At $Vcc \le 2.0V$ input leakages are undefined.

2674 tbl 07

Data Retention Characteristics Over All Temperature Ranges⁽⁴⁾

((L	Ve	ersi	on	Only)	VLC	= 0.	.2V,	VHC:	= Vcc -	0.2V
ſ							_	_			


(
Symbol	Parameter	Test Condition	on	Min.	Typ. ⁽¹⁾	Мах.	Unit				
VDR	Vcc for Data Retention	Vcc = 2v	2.0	-	_	V					
ICCDR	Data Retention Current	CE ≥ VHC	Com'l.	-	25	600	μA				
		$VIN \ge VHC \ or \le VLC$	Mil. & Ind.	_	25	1800					
tcdr ⁽³⁾	Chip Deselect to Data Retention Time]		0	_	-	ns				
tR ⁽³⁾	Operation Recovery Time]		tRC ⁽²⁾	_	-	ns				

NOTES:

2674 tbl 08a

- 1. Vcc = 2V, TA = +25°C
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not production tested.
- 4. Industrial temperature: For other speeds, packages and powers contact your sales office.

Low Vcc Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

DATAOUT $\begin{array}{c} 5V \\ 893\Omega \\ \hline 347\Omega \end{array}$




Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and jig

2674 tbl 08b

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(3,4)


		7052X20 Com'l Only		7052X25 Com'l & Military		7052X35 Com'l & Military		
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	20	_	25		35	_	ns
taa	Address Access Time	_	20	_	25		35	ns
tace	Chip Enable Access Time	_	20		25		35	ns
taoe	Output Enable Access Time	_	10		15		25	ns
tон	Output Hold from Address Change	0	_	0	_	0	_	ns
tLz	Output Low-Z Time ^(1,2)	5	_	5	_	5	_	ns
tHZ	Output High-Z Time ^(1,2)	_	12		15		15	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		0	_	ns
tpd	Chip Disable to Power Down Time ⁽²⁾	_	20		25		35	ns

NOTES:

2674 tbl 09

- 1. Transition is measured ±200mV from Low or High-Impedance voltage with the Output Test Load (Figure 2)
- 2. This parameter is guaranteed by device characterization but is not production tested.
- 3. 'X' in part number indicates power rating (S or L)
- 4. Industrial temperature: for specific speeds, packages and powers contact your sales office.


Timing Waveform of Read Cycle No. 1, Any Port⁽¹⁾



NOTES:

1. $R/\overline{W} = V_{IH}$, $\overline{OE} = V_{IL}$ and $\overline{CE} = V_{IL}$

Timing Waveform of Read Cycle No. 2, Any Port^(1,2)



- 1. $R/\overline{W} = V_{IH}$ for Read Cycles.
- 2. Addresses valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

2674 tbl 10

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(7,8)


		7052X20 Com'l Only		7052X25 Com'l & Military		7052X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE								
twc	Write Cycle Time	20	_	25	_	35	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	15	_	20	_	30	_	ns
taw	Address Valid to End-of-Write	15		20		30		ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width ⁽³⁾	15		20		30		ns
twr	Write Recovery Time	0		0		0	_	ns
tow	Data Valid to End-of-Write	15		15		20		ns
tHZ	Output High-Z Time ^(1,2)	_	15		15		15	ns
tDH	Data Hold Time	0		0		0		ns
twz	Write Enable to Output in High-Z ^(1,2)	_	12		15		15	ns
tow	Output Active from End-of-Write ^(1,2)	0	_	0		0		ns
twdd	Write Pulse to Data Delay ⁽⁴⁾	_	35		45		55	ns
twdd	Write Data Valid to Read Data Delay ⁽⁴⁾	_	30		35		45	ns
BUSY INPUT TIMING								
twB	Write to BUSY ⁽⁵⁾	e to BUSY ⁽⁵⁾ 0 — 0 — n:				ns		
twн	Write Hold After BUSY ⁽⁶⁾	15		15	_	20	_	ns

NOTES:


1. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

- 2. This parameter is guaranteed by device characterization but is not production tested.
- 3. If $\overline{OE} = VIL$ during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{OE} = VIH$ during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp. Specified for $\overline{OE} = VIH$ (refer to "Timing Waveform of Write Cycle", Note 8).
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
- 5. To ensure that the write cycle is inhibited on port "A" during contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
- 6. To ensure that a write cycle is completed on port "A" after contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
- 7. 'X' in part number indicates power rating.
- 8. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(5,8)




Timing Waveform of Write Cycle No. 2, CE Controlled Timing^(1, 5)



- 1. R/\overline{W} or \overline{CE} = ViH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = V_{IL} and a R/ \overline{W} = V_{IL}.
- 3. two is measured from the earlier of \overline{CE} or $R/\overline{W} = VIH$ to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the $\overline{CE} = V_{LL}$ transition occurs simultaneously with or after the $R_{LW}^{TW} = V_{LL}$ transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- 7. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed but is not production tested.
- 8. If $\overline{OE} = V_{IL}$ during a $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{OE} = V_{IH}$ during an $R\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


Timing Waveform of Write with Port-to-Port Read(1,2,3)



NOTES:

- 1. Assume \overline{BUSY} input = VIH and \overline{CE} = VIL for the writing port.
- 2. $\overline{OE} = V_{IL}$ for the reading ports.
- 3. All timing is the same for left and right ports. Port "A" may be either of the four ports and Port "B" is any other port.

Timing Waveform of Write with BUSY Input



NOTES:

1. $\overline{\text{BUSY}}$ is aserted on Port "B" blocking R/ $\overline{\text{W}}$ "B" until $\overline{\text{BUSY}}$ "B" goes HIGH.

Functional Description

The IDT7052 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected $\overline{\text{CE}}$ = VIH). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control $\overline{\text{(OE)}}$. In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.


Truth Table I – Read/Write Control⁽³⁾

Any Port ⁽¹⁾)	
R/W	CE	ŌĒ	D0-7	Function
Х	Н	Χ	Z	Port Deselected: Power-Down
Х	Ξ	Х	Z	CEP1=CEP2=CEP3=CEP4=V⊪ Power Down Mode ISB or ISB1
L	ا ـ	Х	DATAIN	Data on port written into memory ⁽²⁾
Н	L	L	DATAOUT	Data in memory output on port
Х	Χ	Н	Z	Outputs Disabled

2674 tbl 11

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z "= High Impedance
- 2. If $\overline{\text{BUSY}} = \text{VIL}$, write is blocked.
- 3. For valid write operation, no more than one port can write to the same address location at the same time.

Ordering Information



NOTE:

Industrial temperature range is available.
For specific speeds, packages and powers contact your sales office.

Datasheet Document History

1/18/99: Initiated datasheet document history

Converted to new format

Cosmetic typographical corrections

Added additional notes to pin configurations

6/4/99: Changed drawing format

Page1 Corrected DSC number



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com for Tech Support: 831-754-4613 DualPortHelp@idt.com