

# M16C/26A Group (M16C/26A, M16C/26T) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0071-0040Z Rev.0.40 2004.07.30

### 1. Overview

The M16C/26A group (M16C/26A, M16C/26T) of single-chip microcomputers is built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 42-pin and 48-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and a DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

There is a Normal-ver. for M16C/26A and T-ver. and v-ver. for M16C/26T.

#### 1.1 Applications

Audio, cameras, office equipment, communications equipment, portable equipment,

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

#### 1.2 Performance Outline

Table 1.1 lists performance outline of M16C/26A group (M16C/26A, M16C/26T) 48-pin device.

Table 1.2 lists performance outline of M16C/26A 42-pin device.

Table 1.1. Performance outline of M16C/26A group (48-pin device)(M16C/26A, M16C/26T)

	Item	Performance					
CPU	Number of basic instructions	91 instructions					
	Shortest instruction	50 ns (f(BCLK)= 20MHz, Vcc= 3.0V to 5.5V) (M16C/2	26A, M16C/26T(T-ver.))				
		100 ns (f(BCLK)= 10MHz, Vcc= 2.7V to 5.5V)	(M16C/26A)				
		50 ns (f(BCLK)= 20MHz, Vcc= 4.2V to 5.5V -40 to 105°C) (M16C/26T(V-ver.					
		62.5 ns (f(BCLK)= 16MHz, Vcc= 4.2V to 5.5V -40 to 125°C) (M16C/26T(V-vel					
	Operation mode	Single chip mode					
	Address space	1M byte					
	Memory capacity	ROM/RAM : See the product list					
Peripheral	Port	Input/Output : 39 lines					
function	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits	s x 3 channels				
		Three-phase Motor Control Timer					
	Serial I/O	2 channels (UART, clock synchronous seria	al I/O)				
		1 channel (UART, clock synchronous, I <sup>2</sup> C bus <sup>1</sup> , or IEBus <sup>2</sup> )					
	A/D converter	10 bit A/D Converter : 1 circuit, 12 channels					
	DMAC	2 channels					
	CRC calcuration circuit	2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selectable					
	Watchdog timer	15 bits x 1 channel (with prescaler)					
	Interrupt	20 internal and 8 external sources, 4 software s	ources, 7 levels				
	Clock generation circuit	4 circuits					
	-	Main clock(*), Sub-clock(*)					
		On-chip oscillator, PLL frequency synthesizer					
		(*)These circuit contain a built-in feedback resister.					
	Oscillation stop detection	Main clock oscillation stop, re-oscillation de					
	Low voltage detection circuit	Available (M16C/26A) Not available (M16C	C/26T)				
Electrical	Power supply voltage	Vcc=3.0V to 5.5V (f(BCLK)=20MHz)	(M16C/26A)				
Characteristics	.,,	Vcc=2.7V to 5.5V (f(BCLK)=10MHz)	,				
			6C/26T(T-ver.))				
		,	6C/26T(V-ver.))				
	Power consumption	16mA (Vcc=5V, f(BCLK)=20MHz)	, ,,				
	·	25 $\mu$ A (Vcc=3V, f(BCLK)=f(Xcin)=32KHz on RAM)					
		1.8 μA (Vcc=3V, f(BCLK)=f(Xcin)=32KHz, in wait mode)					
		0.7 μA (Vcc=3V, when stop mode)	,				
Flash memory	Program/erase voltage	2.7V to 5.5V (M16C/26A)					
,	3	, ,	//16C/26T(V-ver.))				
	Number of program/erase	100 times (Block A ,Block B : 10,000 times (op					
Operating am	bient temperature	-20 to 85°C / -40 to 85°C <sup>4</sup>	(M16C/26A)				
1			6C/26T(T-ver.))				
		,	6C/26T(V-ver.))				
Package		48-pin plastic molded QFP					
Notes:		- 1 . L					

#### Notes:

- 1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a trademark of NEC Electronics Corporation.
- 3. If you desire this option, please so specify.
- 4. See Table 1.6 for the operating ambient temperature.



Table 1.2. Performance outline of M16C/26A group (42-pin device) (M16C/26A)

	Item	Performance
CPU	Number of basic instructions	91 instructions
	Shortest instruction	50 ns (f(BCLK)= 20MHz, Vcc= 3.0V to 5.5V)
		100 ns (f(BCLK)= 10MHz, Vcc= 2.7V to 5.5V)
	Operation mode	Single chip mode
	Address space	1M byte
	Memory capacity	ROM/RAM : See the product list
Peripheral	Port	Input/Output : 33 lines
function	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels
		Three-phase Motor Control Timer
	Serial I/O	1 channel (UART, clock synchronous serial I/O)
		1 channel (UART, clock synchronous, I <sup>2</sup> C bus <sup>1</sup> , or IEBus <sup>2</sup> )
	A/D converter	10 bit A/D Converter : 1 circuit, 10 channels
	DMAC	2 channels
	CRC calcuration circuit	2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selectable
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Interrupt	18 internal and 8 external sources, 4 software sources, 7 levels
	Clock generation circuit	4 circuits
		Main clock(*), Sub-clock(*)
		On-chip oscillator, PLL frequency synthesizer
		(*)These circuit contain a built-in feedback resister.
	Oscillation stop detection	Main clock oscillation stop, re-oscillation detection function
	Low voltage detection circuit	Available
Electrical	Power supply voltage	Vcc=3.0V to 5.5V (f(BCLK)=20MHz)
Characteristics		Vcc=2.7V to 5.5V (f(BCLK)=10MHz)
	Power consumption	16mA (Vcc=5V, f(BCLK)=20MHz)
		25 $\mu$ A (Vcc=3V, f(BCLK)=f(XcIN)=32KHz on RAM)
		1.8 μA (Vcc=3V, f(BCLK)=f(XcιN)=32KHz, in wait mode)
		0.7 μA (Vcc=3V, when stop mode)
Flash memory	Program/erase voltage	2.7V to 5.5V
	Number of program/erase	100 times(all area) or 1,000 times(program ara)/10,000 times(data area) <sup>3</sup>
	bient temperature	-20 to 85°C / -40 to 85°C <sup>3</sup>
Package		42-pin plastic molded SSOP
Notes:		

#### Notes:

- 1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a trademark of NEC Electronics Corporation.
- 3. See Table 1.6 for the number of program/erase and the operating ambient temperature.

### 1.3 Block Diagram

Figure 1.1 is a block diagram of the M16C/26A group, 48-pin device.




Figure 1.1. M16C/26A Group, 48-pin Block Diagram

Figure 1.2 is a block diagram of the M16C/26A group, 42-pin device.




Figure 1.2. M16C/26A Group, 42-pin Block Diagram

#### 1.4 Product List

Tables 1.3 to 1.5 list the M16C/28 group products and Figure 1.3 shows the type numbers, memory sizes and packages.

Table 1.3. Product List (1) -M16C/26A

As of Jun 2004

		`			-
Type No.		ROM capacity	RAM capacity	Package type	Remarks
M30260M3A-XXXGP	(D)	24K byte	1K byte		
M30260M4A-XXXGP	(D)	32K byte	1K byte	48P6Q	
M30260M6A-XXXGP	(D)	48K byte	2K byte	01 0Q	
M30260M8A-XXXGP	(D)	64K byte	2K byte		Mook POM Version
M30263M3A-XXXFP	(D)	24K byte	1K byte		Mask ROM Version
M30263M4A-XXXFP	(D)	32K byte	1K byte	42P2R	
M30263M6A-XXXFP	(D)	48K byte	2K byte	42F2R	
M30263M8A-XXXFP	(D)	64K byte	2K byte	1	
M30260F3AGP	(D)	24K + 4K byte	1K byte		
M30260F4AGP	(D)	32K + 4K byte	1K byte	40060	
M30260F6AGP	(D)	48K + 4K byte	2K byte	48P6Q	
M30260F8AGP	(D)	64K + 4K byte	2K byte		Flash ROM Version
M30263F3AFP	(D)	24K + 4K byte	1K byte		
M30263F4AFP	(D)	32K + 4K byte	1K byte	42P2R	
M30263F6AFP	(D)	48K + 4K byte	2K byte	42F2R	
M30263F8AFP	(D)	64K + 4K byte	2K byte		
(D) Lunder planning (D) Lunder development					

(P) : under planning

(D) : under development

Table 1.4. Product List (2) -M16C/26T T-ver.

#### As of Jun 2004

Type No.		ROM capacity	RAM capacity	Package type	Remarks
M30260M3T-XXXGP	(P)	24K byte	1K byte		
M30260M4T-XXXGP	(P)	32K byte	1K byte	48P6Q	Mask ROM Version
M30260M6T-XXXGP	(P)	48K byte	2K byte	401 00	
M30260M8T-XXXGP	(P)	64K byte	2K byte		
M30260F3TGP	(D)	24K + 4K byte	1K byte		
M30260F4TGP	(D)	32K + 4K byte	1K byte	48P6Q	Flash ROM Version
M30260F6TGP	(D)	48K + 4K byte	2K byte	40100	I IGSTITICIVI VCISIOII
M30260F8TGP	(D)	64K + 4K byte	2K byte		

(P) : under planning

(D) : under development

NOTES: Specification of M16C/26T partly varies from the one of M16C/26A

Table 1.5. Product List (3) -M16C/26T V-ver.

As of Jun 2004

Type No.		ROM capacity	RAM capacity	Package type	Remarks
M30260M3V-XXXGP	(P)	24K byte	1K byte		
M30260M4V-XXXGP	(P)	32K byte	1K byte	48P6Q	Mask ROM Version
M30260M6V-XXXGP	(P)	48K byte	2K byte	401 00	Mack red in version
M30260M8V-XXXGP	(P)	64K byte	2K byte	1	
M30260F3VGP	(D)	24K + 4K byte	1K byte		
M30260F4VGP	(D)	32K + 4K byte	1K byte	48P6Q	Flash ROM Version
M30260F6VGP	(D)	48K + 4K byte	2K byte	10.00	TIGGIT YOUGH
M30260F8VGP	(D)	64K + 4K byte	2K byte		

(P) : under planning

(D) : under development

NOTES: Specification of M16C/26T partly varies from the one of M16C/26A






Figure 1.3. Type No., Memory Size, and Package

Table 1.6. Product code (Flash memory version, M16C/26A)

		Internal ROM (Program area)		Intern (Data		
Product Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Operating Ambient Temperature
D3				400	0°C to 60°C	-40°C to 85°C
D5		100		100	0 0 10 00 0	-20°C to 85°C
D7	Lead-included			10,000	-40°C to 85°C	-40°C to 85°C
D9		1,000	0°C to 60°C		-20°C to 85°C	-20°C to 85°C
U3			0 0 10 60 0	100	0°C to 60°C	-40°C to 85°C
U5	l and from	100	100			-20°C to 85°C
U7	Lead-free	4.000		10,000	-40°C to 85°C	-40°C to 85°C
U9		1,000	1,000		-20°C to 85°C	-20°C to 85°C

#### (MASK ROM version, M16C/26A)

Product Code	Package	Operating Ambient Temperature
D3	Lead-included	-40°C to 85°C
D5	Leau-included	-20°C to 85°C
U3		-40°C to 85°C
U5	Lead-free	-20°C to 85°C






Figure 1.4. Marking Diagram of Flash Memory versionfor M16C/26A (Top View)

### 1.5 Pin Configuration

Figures 1.5 and 1.6 show the pin configurations (top view).




Figure 1.5. Pin Configuration (Top View) of M16C/26A Group, 48-pin Package




Figure 1.6. Pin Configuration (Top View) of M16C/26A Group, 42-pin Package

### 1.6 Pin Description

Table 1.6 and 1.7 describes the available pins.

Table 1.6. Pin Description(1)

Table 1.6. Pin Description(1)					
Pin name	Signal name	I/O type	Function		
Vcc,Vss	Power supply		Apply 0V to the Vss pin, and the following voltage to the Vcc pin.		
	input		2.7 to 5.5V (M16C/26A)		
			3.0 to 5.5V (M16C/26T T-ver.)		
			4.2 to 5.5V (M16C/26T V-ver.)		
CNVss	CNVss	Input	Connect this pin to Vss.		
RESET	Reset input	Input	"L" on this input resets the microcomputer.		
Xin	Clock input	Input	These pins are provided for the main clock generating circuit input/output.		
Хоит	Clock output	Output	Connect a ceramic resonator or crystal between the XIN and the XOUT pins.		
			To use an externally derived clock, input it to the X <sub>IN</sub> pin and leave the X <sub>OUT</sub>		
			pin open. If X <sub>IN</sub> is not used (for external oscillator or external clock)		
			connect X <sub>IN</sub> pin to V <sub>CC</sub> and leave X <sub>ОUТ</sub> pin open.		
AVcc	Analog power		This pin is a power supply input for the A/D converter. Connect this		
	supply input		pin to Vcc.		
AVss	Analog power		This pin is a power supply input for the A/D converter. Connect this		
	supply input		pin to Vss.		
V <sub>REF</sub>	Reference	Input	This pin is a reference voltage input for the A/D converter.		
	Voltage input				
P15~P17	I/O port P1	Input/	This is an 3-bit CMOS I/O port. It has an input/output port direction		
		output	register that allows the user to set each pin for input or output individually.		
			When used for input, a pull-up resister option can be selected for the		
			entire group of three pins. Additional software selectable secondary		
			functions are: 1) P15 to P17 can be configured as external INT interrupt		
			pins; 2) P15 to P17 can be configured as position-data-retain function		
			input pins,and; 3) P1₅ can input a trigger for the A/D converter.		
P60~P67	I/O port P6	Input/	This is an 8-bit CMOS I/O port. It has an input/output port direction		
		output	register that allows the user to set each pin for input or output individually.		
			When used for input, a pull-up resister option can be selected for the		
			entire group of four pins. Pins in this port also function as UART0 and		
			UART1 I/O, as selected by software.P6o to P63 are not available in the 42		
			pin version.		
P70~P77	I/O port P7	Input/	This is an 8-bit I/O port equivalent to P6. P7 can also function as I/O for		
		output	timer A0 to A3, as selected by software. Additional programming options		
		·	are: P7₀ to P7₃ can assume UART1 I/O or UART2 I/O capabilities, and		
			P7 <sub>2</sub> to P7 <sub>5</sub> can function as output pins for the three-phase motor control		
			timer.		

Table 1.7. Pin Description(2)

	7. Pili Descri	` ,				
Pin name	Signal name	I/O type	Function			
P80~P87	I/O port P8	Input/	This is an 8-bit I/O port equivalent to P6. Additional software-selectable			
		output	secondary functions are: 1) P80 and P81 can act as either I/O for Timer			
			A4, or as output pins for the three-phase motor control timer; 2) P8 <sub>2</sub> to			
			P84 can be configured as external INT interrupt pins. P84 can be used for			
			Timer A Zphase function; 3) P8₅ can be used as NMI/SD. P8₅ can not be			
			used as I/O port while the three-phase motor control is enabled. Apply a			
			stable "H" to P8₅ after setting the direction register for P8₅ to "0" when			
			the three-phase motor control is enabled, and; 4) P86 and P87 can serve			
			as I/O pins for the sub-clock generation circuit. In this latter case, a quartz			
			oscillator must be connented between P86 (Xcout pin) and P87 (Xcin pin).			
P90~P93	I/O port P9	Input/	This is an 4-bit I/O port equivalent to P6. Additional software-selectable			
		output	secondary functions are: 1) P9o to P92 can act as Timer B0~B2 input			
			pins, and; 2) P9₀ to P9₃ can act as A/D converter input pins.			
			P9₀ outputs a no-divide, divide-by-8 or divide-by-32 clock of XIN or a			
			clock of the same frequency as XCIN as selected by program. P92 to P93			
			are not available in the 42 pin version.			
P100~P107	I/O port P10	Input/	This is an 8-bit I/O port equivalent to P6. This port can also function as			
		output	A/D converter input pins, as selected by software. Furthermore, P104 to			
			P10 <sub>7</sub> can also function as input pins for the key input interrupt function.			

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1. Central Processing Unit Register

### 2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

#### 2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

### 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

#### 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

#### 2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

#### 2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

#### 2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

#### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

#### 2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

#### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

#### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

#### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.



## 3. Memory

Figure 3.1 is a memory map. The linear address space of 1M bytes extends from address 0000016 to FFFFF16. The internal ROM is allocated in a lower address direction beginning with address FFFF16. For example, a 64-Kbyte internal ROM is allocated to the address from F000016 to FFFFF16.

The fixed interrupt vector table is allocated to the address from FFFDC16 to FFFF16. Therefore store the start address of each interrupt routine here. For details, refer to the "Interrupt".

These devices also contain two blocks of Flash ROM as Data Flash memory to store data. These two blocks of 2K bytes are located from 0F00016 to 0FFFF16 on all versions.

The internal RAM is allocated in an upper address direction beginning with address 0040016. For example, a 1-Kbyte internal RAM is allocated to the address from 0040016 to 007FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR is allocated to the address from 0000016 to 003FF16. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual".




Figure 3.1. Memory Map

# 4. Special Function Register (SFR) Map

Address	Register		Symbol	After reset
000016				
000116				
000216				
000316				
000416	Processor mode register 0		PM0	0016
000516	Processor mode register 1		PM1	000010002
000616	System clock control register 0		CM0	010010002
000716	System clock control register 1		CM1	001000002
000816	9:			
000916	Address match interrupt enable register		AIER	XXXXXXX002
000A16	Protect register		PBCR	XX0000002
000B16	- Totost Togistor		T DOIL	7(7(0000002
000C16	Oscillation stop detection register	(Note 2)	CM2	0X0000102
000D16	Community stop detection register	(14010 2)	OIVIZ	07(0000102
000E16	Watchdog timer start register		WDTS	??16
000F16	Watchdog timer control register		WDC	00??????2(Note3)
001016	Address match interrupt register 0		RMAD0	00:::::::2(Notes)
001016	Address mater interrupt register o		RIVIADO	
				0016
0012 <sub>16</sub> 0013 <sub>16</sub>				X016
	Address motel interwent resister 4		DMAD4	0040
001416	Address match interrupt register 1		RMAD1	0016
001516				0016
001616			+	X016
001716				
001816			1,057	
	Voltage detection register 1	(Note 4,5)	VCR1	000010002
	Voltage detection register 2	(Note 4,5)	VCR2	0016
001B <sub>16</sub>				
	PLL control register 0		PLC0	0001X0102
001D <sub>16</sub>				
001E <sub>16</sub>			PM2	XXX000002
001F <sub>16</sub>	Power supply down detection interrupt register	r (Note 5)	D4INT	0016
002016	DMA0 source pointer		SAR0	??16
002116				??16
002216				X?16
002316				
002416	DMA0 destination pointer		DAR0	??16
002516	,			??16
002616				X?16
002716				73110
002816	DMA0 transfer counter		TCR0	??16
002916	Divirto transfer obanter		10110	??16
002A16				10
002H16				
002D16	DMA0 control register		DMOCON	00000?002
002D16	DMA0 control register		DM0CON	00000:002
002E16				
002E16				
002F16	DMAA aassaa ma'ataa		0454	22
UU3U16	DMA1 source pointer		SAR1	??16
				??16
003116				
003116 003216				X?16
003116 003216 003316	· 			X?16
003116 003216 003316 003416	DMA1 destination pointer		DAR1	X?16 ??16
003116 003216 003316 003416 003516	· 		DAR1	X?16 ??16 ??16
003116 003216 003316 003416 003516 003616	· 		DAR1	X?16 ??16
003116 003216 003316 003416 003516 003616	· 		DAR1	X?16 ??16 ??16 X?16
003116 003216 003316 003416 003516 003616	· 		DAR1	X?16 ??16 ??16
003116 003216 003316 003416 003516 003616	DMA1 destination pointer			X?16 ??16 ??16 X?16
003116 003216 003316 003416 003516 003616 003716	DMA1 destination pointer			X?16 ??16 ??16 X?16
003116 003216 003316 003416 003516 003616 003716 003816 003916	DMA1 destination pointer			X?16 ??16 ??16 X?16
003116 003216 003316 003416 003516 003616 003716 003816 003916	DMA1 destination pointer  DMA1 transfer counter		TCR1	X?16  ??16 ??16 X?16  ??16 ??16
003116 003216 003316 003416 003516 003616 003716 003816 003816 003A16	DMA1 destination pointer			X?16 ??16 ??16 X?16
003116 003216 003316 003416 003516 003616 003716 003816 003916 003A16 003B16	DMA1 destination pointer  DMA1 transfer counter		TCR1	X?16  ??16 ??16 X?16  ??16 ??16

Note 1: The blank areas are reserved and cannot be used by users.



Note 2: The CM20, CM21 and CM27 bits do not change at oscillation stop detection reset...

Note 3: The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.

It is set to "0" when the input voltage at the VCC pin drops to Vdet2 or less while the VC25 bit in the VCR2 register is set to "1" (2V detection circuit enable).

Note 4: This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

Note 5: This register can not use for M16C/26T

X : Nothing is mapped to this bit

<sup>?:</sup> Undefined

Address	Register	Symbol	After reset
004016	- y		
004116			
004216			
004316			
004416	INT3 interrupt control register	INT3IC	XX00?0002
004516			
004616			
004716	INITE intermed control register	INITEIO	VV002000-
004816 004916	INT5 interrupt control register INT4 interrupt control register	INT5IC INT4IC	XX00?0002 XX00?0002
004916 004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXX?0002
004A16	DMA0 interrupt control register	DM0IC	XXXX?0002 XXXX?0002
004C16	DMA1 interrupt control register	DM1IC	XXXX?0002
004D16	Key input interrupt control register	KUPIC	XXXX?0002
004E16	A/D conversion interrupt control register	ADIC	XXXX?0002
004F16	UART2 transmit interrupt control register	S2TIC	XXXX?0002
005016	UART2 receive interrupt control register	S2RIC	XXXX?0002
005116	UART0 transmit interrupt control register	SOTIC	XXXX?0002
005216	UART0 receive interrupt control register	SORIC	XXXX?0002
005316	UART1 transmit interrupt control register	S1TIC	XXXX?0002
005416	UART1 receive interrupt control register	S1RIC	XXXX?0002
005516	TimerA0 interrupt control register	TAOIC	XXXX?0002
005616 005716	TimerA1 interrupt control register TimerA2 interrupt control register	TA1IC TA2IC	XXXX?0002 XXXX?0002
005716	TimerA3 interrupt control register	TA3IC	XXXX?0002 XXXX?0002
005916	TimerA3 interrupt control register  TimerA4 interrupt control register	TA3IC TA4IC	XXXX?0002 XXXX?0002
005916 005A16	TimerB0 interrupt control register	TB0IC	XXXX?0002 XXXX?0002
005B16	TimerB1 interrupt control register	TB1IC	XXXX?0002
005C16	TimerB2 interrupt control register	TB2IC	XXXX?0002
005D16	INT0 interrupt control register	INT0IC	XX00?0002
005E16	INT1 interrupt control register	INT1IC	XX00?0002
005F16	INT2 interrupt control register	INT2IC	XX00?0002
006016			
006116			
006216			
006316			
006416			
006516			
006616			
0067 <sub>16</sub> 0068 <sub>16</sub>			
006916			
006916 006A16			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007516 007616			
007616			
007716			
007916			
007A16			
007B16			
007C16			
007D16			
007E16			
007F16			

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit ? : Undefined

Address	Register	Symbol	After reset
008016	9.0.0.		
008116			
008216			
008316			
008416			
008516			
008616			
₹			7
01B016			
01B1 <sub>16</sub>			
01B216			
01B316	Flash memory control register 4 (Note 2)	FMR4	010000002
01B416	(		0.000000
01B516	Flash memory control register 1 (Note 2)	FMR1	000???0?2
01B616	\(\text{\cos} \)		000111012
01B716	Flash memory control register 0 (Note 2)	FMR0	0116
01B816	(1002)		
01B916			
01BA <sub>16</sub>			
01BB16			
01BC16			
01BD16			
01BE16			
01BF16			
<b>±</b> ∣			<u> </u>
~			1
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A16	Three phase protect control register	TPRC	0016
025B <sub>16</sub>			
025C16	On-chip oscillator control register	ROCR	000001012
025D16	Pin assignment control register	PACR	0016
025E16	Peripheral clock select register	PCLKR	000000112
025F16			
≈			<b>-</b>
033016			
033116			
033216			
033316			
033416			
033516			
033616			
033716			
033816			
033916			
033A16			
033B <sub>16</sub>			
033C <sub>16</sub>			
033D16		+	
033D16 033E16 033F16	NMI digital debounce register Port17 digital debounce register	NDDR P17DDR	FF16 FF16

Note 1: The blank areas are reserved and cannot be used by users. Note 2: This register is included in the flash memory version.

X :Nothing is mapped to this bit ? : Undefined

Address	Register	Symbol	After reset
034016			
034116			
034216	Timer A1-1 register	TA11	??16
034316			??16
034416	Timer A2-1 register	TA21	??16
034516			??16
034616	Timer A4-1 register	TA41	??16
034716			??16
034816	Three phase PWM control register 0	INVC0	0016
034916	Three phase PWM control register 1	INVC1	0016
034A16	Three phase output buffer register 0	IDB0	0016
034B <sub>16</sub>	Three phase output buffer register 1	IDB1	0016
034C16	Dead time timer	DTT	??16
034D16	Timer B2 Interrupt occurrence frequency set counter	ICTB2	X?16
034E16	Position-data-retain function control register	PDRF	XXXX00002
034F16			
035016			
035116			
035216			
035316			+
035416			
035516			+
035616			
035716	Dort function control to sister	DEOD	0044444
035816	Port function control register	PFCR	001111112
035916 035A16			
035B16			
035C16 035D16			+
	Interrupt request source coloct register 2	IECDOA	VVVVVVoc
035E <sub>16</sub>	Interrupt request cause select register 2	IFSR2A	XXXXXXX02
035F16 036016	Interrupt request cause select register	IFSR	0016
036116			
036216 036316			
036416			
036516			
036616			
036716			
036816			
036916			
036A16			
036B <sub>16</sub>			
036C16			
036D16			
036E16			
036F16			
037016			
037116			
037216			
037316			
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X00000002
037716	UART2 special mode register  UART2 special mode register	U2SMR	X0000002
037816	UART2 transmit/receive mode register	U2MR	0016
037916	UART2 bit rate register	U2BRG	??16
		U2TB	????????2
037A16	UAR 12 transmit buffer register		
	UART2 transmit buffer register		XXXXXXX72
037B16	Ţ	U2C0	XXXXXXX?2 000010002
037B <sub>16</sub> 037C <sub>16</sub>	UART2 transmit/receive control register 0	U2C0 U2C1	000010002
037B <sub>16</sub>	Ţ	U2C0 U2C1 U2RB	

Note 1 :The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit ? : Undefined

Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-dowm flag	UDF	0016
038516			
038616	Timer A0 register	TA0	??16
038716	Time: 7to regions:	17.6	??16
038816	Timer A1 register	TA1	??16
038916	Timer AT register	101	??16
038A16	Timer A2 register	TA2	??16
038B <sub>16</sub>	Timer Az register	IA2	
038C <sub>16</sub>	Timer A3 register	TA3	??16 ??16
	Timer A3 register	IAS	
038D16		T	??16
038E <sub>16</sub>	Timer A4 register	TA4	??16
038F16			??16
039016	Timer B0 register	TB0	??16
039116			??16
039216	Timer B1 register	TB1	??16
039316			??16
039416	Timer B2 register	TB2	??16
039516	Ŭ		??16
039616	Timer A0 mode register	TAOMR	0016
039716	Timer A1 mode register	TA1MR	0016
039816	Timer A2 mode register	TA2MR	0016
039916	Timer A3 mode register	TA3MR	0016
039A <sub>16</sub>	Timer A4 mode register	TA4MR	0016
039B <sub>16</sub>	Timer B0 mode register	TB0MR	00??00002
039C <sub>16</sub>	Timer B1 mode register	TB1MR	00?X00002
039D <sub>16</sub>	Timer B2 mode register	TB2MR	00?X00002
039E <sub>16</sub>	Timer B2 special mode register	TB2SC	X00000002
039F16			
03A016	UART0 transmit/receive mode register	U0MR	0016
03A116	UART0 bit rate register	U0BRG	??16
03A216	UART0 transmit buffer register	UOTB	????????2
03A316		55.2	XXXXXXX?2
03A416	UART0 transmit/receive control register 0	U0C0	000010002
03A516	UART0 transmit/receive control register 1	U0C1	000000102
03A616	UART0 receive buffer register	U0RB	77777772
03A716	OAIX TO receive buller register	OOKB	?????XX?2
03A816	LIADTA transprit/respire media register	LIAMD	
	UART1 transmit/receive mode register	U1MR	0016
03A916	UART1 bit rate register	U1BRG	??16
03AA16	UART1 transmit buffer register	U1TB	???????2
03AB <sub>16</sub>			XXXXXXX?2
	UART1 transmit/receive control register 0	U1C0	000010002
03AD16	UART1 transmit/receive control register 1	U1C1	000000102
03AE16	UART1 receive buffer register	U1RB	????????2
03AF16			?????XX?2
03B016	UART transmit/receive control register 2	UCON	X00000002
03B1 <sub>16</sub>			
03B216			
03B316			
03B416	CRC snoop address register	CRCSAR	??16
03B516	onto shoop address register	CROSAR	00XXXX??2
03B616	CDC made register	ODOMB	
	CRC mode register	CRCMR	0XXXXXX02
03B716	<b></b>		
03B816	DMA0 request cause select register	DM0SL	0016
03B9 <sub>16</sub>			
03BA <sub>16</sub>	DMA1 request cause select register	DM1SL	0016
03BB16			
03BC16	CRC data register	CRCD	??16
03BD16			??16
0300161			
03BE16	CRC input register	CRCIN	??16

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit ? : Undefined

Address	Register	Symbol	After reset
03C016	A/D register 0	AD0	???????2
03C116			XXXXXX??2
03C216	A/D register 1	AD1	???????2
03C316			XXXXXX??2
03C416	A/D register 2	AD2	???????2
03C516			XXXXXX??2
03C616	A/D register 3	AD3	????????2
03C7 <sub>16</sub>			XXXXXX??2
03C8 <sub>16</sub>	A/D register 4	AD4	????????2
03C916			XXXXXX??2
03CA <sub>16</sub>	A/D register 5	AD5	????????2
03CB16	A/D == ='=1== 0	4.00	XXXXXX??2
03CC16	A/D register 6	AD6	77777772
03CD16	A/D register 7	A D7	XXXXXX??2 ????????2
03CE16	A/D register /	AD7	XXXXXX??2
03CF16			**************************************
03D016			
03D1 <sub>16</sub> 03D2 <sub>16</sub>	A/D trigger control register	ADTRGCON	XXXX00002
03D216 03D316	A/D status register 0	ADTRGCON ADSTATO	00000X002
03D316 03D416	A/D control register 2	ADCON2	000000000
03D416 03D516	7.12 CONTROL TOGISTION E	71000142	0010
03D516 03D616	A/D control register 0	ADCON0	00000???2
03D716	A/D control register 1	ADCON1	0016
03D816		1.200111	
03D916			
03DA <sub>16</sub>			
03DB16			
03DC16			
03DD16			
03DE16			
03DF16			
03E016			
03E116	Port P1 register	P1	??16
03E216			
03E316	Port P1 direction register	PD1	0016
03E416			
03E516			
03E616			
03E716			
03E816 03E916			
03EA <sub>16</sub>			
03EB <sub>16</sub>			
03EC16	Port P6 register	P6	??16
03ED16	Port P7 register	P7	??16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7	0016
03F016	Port P8 register	P8	??16
03F116	Port P9 register	P9	???X????2
03F216	Port P8 direction register	PD8	0016
03F3 <sub>16</sub>	Port P9 direction register	PD9	000X00002
03F416	Port P10 register	P10	??16
03F516			
03F616	Port P10 direction register	PD10	0016
03F7 <sub>16</sub>			
03F8 <sub>16</sub>			
03F9 <sub>16</sub>			
03FA <sub>16</sub>			
03FB <sub>16</sub>			
03FC16	Pull-up control register 0	PUR0	0016
03FD <sub>16</sub>	Pull-up control register 1	PUR1	0016
03FE <sub>16</sub>	Pull-up control register 2	PUR2	0016
03FF16	Port control register	PCR	0016

Note 1 :The blank areas are reserved and cannot be used by users.


X : Nothing is mapped to this bit

?: Undefined

# 5. Package


#### 48P6Q-A Recommended

#### Plastic 48pin 7X7mm body LQFP



#### 42P2R-E Recommended

#### Plastic 42pin 450mil SSOP



page 22 of 24

### 6. Functional differences

#### 6.1 Functional differences between M16C/26A and M16C/26T

Item	M16C/26A	M16C/26T
Main Clock During	Oscillating	Not oscillating
and After Reset	(Initial value of CM05 bit is set to "0" during and after reset)	(Initial value of CM05 bit is set to "1" during and after reset)
Voltage Detection	Available	Not available
Circuit	(Power supply detection register 1,	(Reserved register)
(Function of 001916,	Power supply detection register 2,	
001A16, 001F16)	Power supply down detection interrupt register)	
Package	48P6Q, 42P2R	48P6Q

Note. Since the emulator between the M16C/26A and M16C/29 group are same, all functions of M16C/29 are built in the emulator. When evaluating M16C/26A group, do not access to the SFR which is not built in M16C/26A group.

Refer to Hardware Manual about detail and electrical characteristics.

#### 6.2 Functional differences between M16C/26A and M16C/26

Item	M16C/26A	M16C/26
Clock Generation	4 circuits (Main clock oscillation circuit,	3 circuits (Main clock oscillation circuit,
Circuit	Sub clock oscillation circuit,	Sub clock oscillation circuit,
	On-chip oscillator,	On-chip oscillator)
System Clock	PLL frequency synthesizer) On-chip oscillator	Main clock
Source After Reset	(Initial value "1" of CM21 bit)	(Initial value "0" of CM21 bit)
(Initial value of the CM21	,	,
bit in the CM2 register)	A - 11-1-1-	Nac Table
Internal RAM Retention limit Detection Circuit	Available (VC25 bit)	Not available (Reserved bit)
(The b5 bit in the VCR2 register)	(VO23 bit)	(Neserved bit)
On-chip Oscillator Clock	Selectable (8MHz/1MHz/500KHz)	Fixed (1MHz)
PACR2 to PACR0 in	Necessary to set after reset	No PACR register
the PACR Register	48pin:"1002", 42pin:"0012"	
IFSR20 Bit in the	Necessary to set to "1" after reset	No IFSR2A register
IFSR2A Register		
External Interrupt	8 causes (INT2 added)	7 causes
13 pin (48-pin version)	INT2/ZP	IVcc
Function		
P70, P71	N-ch open drain output and CMOS	N-ch open drain output
A /D   1   1   D	output are selectable by S/W	
A/D Input Pin	12 channels	8 channels
(48-pin version)		
A/D Operation Mode		5 modes (single, repeat, single sweep,
	repeat sweep mode 0, repeat sweep mode 1, simultaneous sampling,	repeat sweep mode 0, repeat sweep mode 1)
	delayed trigger mode 0, delayed	mode ty
	trigger mode 1)	
	1 shunt current measurement function	
Time and D. On a notice	is available	A manda of this are assert a sure to
Timer B Operation Mode	5 modes (timer, event counter, pulse periods measurement, pulse width	4 modes (timer, event counter, pulse periods measurement, pulse width
Mode	measurment, A/D trigger)	measurment)
	1 shunt current measurement function	mododinionty
	is available	
CRC Calculation	Available (compatible to CRC-CCITT	Not available
	and CRC-16 methods)	
Three-Phase Motor	•Waveform output/Switching port output	Waveform output/Switching port output
Control	by software is enabled	by software is disabled
	Position-data-retain function	No position-data-retain function
Digital Debounce	This function is in the NMI/SD pin and	Not available
Function	INT5 pin	DO ATRONY
3 pin (48-pin version)	P90/CLKOUT/TB0IN/AN30	P90/TB0IN
Function	(CLKOUT: f1, f8, f32, and fc output)	DC 4 to DC=
UART1 Compatible	Switching to P64 to P67 or P70 to P73 is enabled	P64 to P67
Pin		Protection to blocks 0.4 by EMD00 bit
Flash Memory Protect Function	Protection to blocks 0, 1 by FMR02 bit Protection to the blocks 0 to 3 by	Protection to blocks 0,1 by FMR02 bit
1 TOLECT I WHICHOIT	FMR16 bit	
Package	48P6Q, 42P2R	48P6Q
	tor between the M16C/26A and M16C/20	I

Note. Since the emulator between the M16C/26A and M16C/29 group are same, all functions of M16C/29 are built in the emulator. When evaluating M16C/26A group, do not access to the SFR which is not built in M16C/26A group.

Refer to Hardware Manual about detail and electrical characteristics.

### **REVISION HISTORY**

# M16C/26A Group (M16C/26A, M16C/26T) Short Sheet

Rev.	Date		Description	
		Page	Summary	
0.20	Dec/ 01/ 03		First edition	
0.30	Jun/15/04	All	Descriptions about M16C/26A and M16C/26AT are added.	
		1	The section "1. Overview" is partly revised.	
		2,3	Table 1.1 and 1.2 are partly revised. Note 2 in Table 1.1 and 1.2 are revised.	
		4,5	Figure 1.1 and 1.2 integrate descriptions.	
		6	The section "1.4 Product List" is partly revised.	
		7	Table 1.6 "Porduct code" is added.	
		8	Figure 1.4 "Marking Diagram of Flash Memory versionfor M16C/26A (Top View)" is added	
		9,10	Figure 1.5 to 1.6 are partly revised.	
		11	Table 1.6 is revised.	
		12	Table 1.7 is partly revised.	
		15	The Chapter "3. Memory" is partly revised. Note 2 in Figure 3.1 is added.	
		16	The Chapter "4. Special Function Register" is partly revised.	
		23, 24	The ChapIte "6. Functional differences" is added.	
0.40	Sep/30/04	All	M16C/26AT is changed to M16C/26T.	

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chivoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

Reep safety instail your circuit designs, in your circuit designs, and in the control of the con nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they

1. These materials are intended as a reference to assist our customers in the selection of the referesas Technology Corporation product best suited to the customer's application; may do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.

2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein

- The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

  6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destriction.

imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Release contact Renesas Technology Corporation for further details on these materials or the products contained therein.



Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.