

# PIC18F6310/6410/8310/8410 Data Sheet

64/80-Pin Flash Microcontrollers

with nanoWatt Technology

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# Міскоснір РІС18F6310/6410/8310/8410

## 64/80-Pin Flash Microcontrollers with nanoWatt Technology

#### **Power Managed Modes:**

- Run: CPU on, peripherals on
- Idle: CPU off, peripherals on
- · Sleep: CPU off, peripherals off
- Idle mode currents down to 5.8 µA typical
- Sleep mode currents down to 0.1 μÅ typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- Two-Speed Oscillator Start-up

#### Flexible Oscillator Structure:

- Four Crystal modes:
  - LP: up to 200 kHz
  - XT: up to 4 MHz
  - HS: up to 40 MHz
- HSPLL: 4-10 MHz (16-40 MHz internal)
- 4x Phase Lock Loop (available for crystal and internal oscillators)
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal oscillator block:
  - 8 user selectable frequencies, from 31 kHz to 8 MHz
  - Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL
- User-tunable to compensate for frequency drift
  Secondary oscillator using Timer1 @ 32 kHz
- Secondary oscillator using Tir
   Eail Oafa Olaala Maxitani
- Fail-Safe Clock Monitor:
- Allows for safe shut down of device if primary or secondary clock fails

# External Memory Interface (PIC18F8310/8410 Devices only):

• Address capability of up to 2 Mbytes

#### • 16-bit/8-bit interface

#### Peripheral Highlights:

- High current sink/source 25 mA/25 mA
- Four external interrupts
- · Four input change interrupts
- Four 8-bit/16-bit Timer/Counter modules
- Up to 3 Capture/Compare/PWM (CCP) modules
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI™ (all 4 modes) and I<sup>2</sup>C™ Master and Slave modes
- Addressable USART module:
   Supports RS-485 and RS-232
- Enhanced Addressable USART module:
  - Supports RS-485, RS-232 and LIN 1.2
  - Auto-Wake-up on Start bit
  - Auto-Baud Detect
- 10-bit, up to 12-channel Analog-to-Digital Converter module (A/D):
  - Auto-acquisition capability
  - Conversion available during Sleep
- · Dual analog comparators with input multiplexing


#### **Special Microcontroller Features:**

- C compiler optimized architecture:
  - Optional extended instruction set designed to optimize re-entrant code
- 1000 erase/write cycle Flash program memory typical
- Flash Retention: 100 years typical
- Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
  - Programmable period from 4 ms to 131s
    2% stability over VDD and temperature
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V

	Program Memory Data (On-Board/External) Memory			10-bit CCP		MSSP		ART/ ART	mparators	Timers	Ext.	
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	I/O	A/D (ch)	(PWM)	SPI™	Master I <sup>2</sup> C™	EUS/ AUS/	Compa	8/16-bit	Bus
PIC18F6310	8K/0	4096/0	768	54	12	3	Y	Y	1/1	2	1/3	Ν
PIC18F6410	16K/0	8192/0	768	54	12	3	Y	Y	1/1	2	1/3	Ν
PIC18F8310	8K/2M	4096/1M	768	70	12	3	Y	Y	1/1	2	1/3	Y
PIC18F8410	16K/2M	8192/1M	768	70	12	3	Y	Y	1/1	2	1/3	Y


# PIC18F6310/6410/8310/8410

#### **Pin Diagrams**



# PIC18F6310/6410/8310/8410

#### Pin Diagrams (Continued)



## **Table of Contents**

1.0	Device Overview	7
2.0	Oscillator Configurations	29
3.0	Power Managed Modes	39
4.0	Reset	49
5.0	Memory Organization	
6.0	Program Memory	
7.0	External Memory Interface	89
8.0	8 x 8 Hardware Multiplier	99
9.0	Interrupts	. 101
10.0	I/O Ports	. 117
11.0	Timer0 Module	. 143
12.0	Timer1 Module	. 147
13.0	Timer2 Module	. 153
14.0	Timer3 Module	. 155
	Capture/Compare/PWM (CCP) Modules	
16.0	Master Synchronous Serial Port (MSSP) Module	. 169
17.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	. 209
18.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	. 231
19.0	10-Bit Analog-to-Digital Converter (A/D) Module	. 245
20.0	Comparator Module	
21.0	Comparator Voltage Reference Module	. 261
22.0	High/Low-Voltage Detect (HLVD)	. 265
23.0	Special Features of the CPU	. 271
24.0	Instruction Set Summary	. 287
25.0	Development Support	. 337
26.0	Electrical Characteristics	. 343
27.0	DC and AC Characteristics Graphs and Tables	
28.0	Packaging Information	. 381
	ndix A: Revision History	
Appe	ndix B: Device Differences	. 385
Appe	ndix C: Conversion Considerations	. 386
Appe	ndix D: Migration from Baseline to Enhanced Devices	. 386
	ndix E: Migration from Mid-Range to Enhanced Devices	
	ndix F: Migration from High-End to Enhanced Devices	
	ne Support	
	ms Information and Upgrade Hot Line	
	er Response	
PIC1	3F6310/6410/8310/8410 Product Identification System	. 401

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

## 1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F6310 PIC18LF6310
- PIC18F6410 PIC18LF6410
- PIC18F8310
- PIC18F8410 PIC18LF8410

PIC18LF8310

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price. In addition to these features, the PIC18F6310/6410/8310/8410 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

#### 1.1 New Core Features

#### 1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F6310/6410/8310/8410 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled, but the peripherals still active. In these states, power consumption can be reduced even further to as little as 4% of normal operation requirements.
- **On-the-Fly Mode Switching:** The power managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of  $1.1 \ \mu A$  and  $2.1 \ \mu A$ , respectively.

#### 1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F6310/6410/8310/8410 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes, with the same pin options as the External Clock modes.
- An internal oscillator block which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of six user selectable clock frequencies between 125 kHz to 4 MHz for a total of eight clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the High-Speed Crystal and Internal Oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds from 31 kHz to 32 MHz
   – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset or wake-up from Sleep mode until the primary clock source is available.

#### 1.2 Other Special Features

- **Memory Endurance:** The Flash cells for program memory are rated to last for approximately a thousand erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 100 years.
- External Memory Interface: For those applications where more program or data storage is needed, the PIC18F8310/8410 devices provide the ability to access external memory devices. The memory interface is configurable for both 8-bit and 16-bit data widths and uses a standard range of control signals to enable communication with a wide range of memory devices. With their 21-bit program counters, the 80-pin devices can access a linear memory space of up to 2 Mbytes.
- Extended Instruction Set: The PIC18F6310/6410/8310/8410 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages such as 'C'.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include Automatic Baud Rate Detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world, without using an external crystal (or its accompanying power requirement).
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduces code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes that is stable across operating voltage and temperature.

#### 1.3 Details on Individual Family Members

Devices in the PIC18F6310/6410/8310/8410 family are available in 64-pin (PIC18F6310/8310) and 80-pin (PIC18F6410/8410) packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2, respectively.

The devices are differentiated from each other in three ways:

- 1. Flash Program Memory: 8 Kbytes in PIC18FX310 devices, 16 Kbytes in PIC18FX410 devices.
- 2. I/O Ports: 7 bidirectional ports on 64-pin devices, 9 bidirectional ports on 80-pin devices.
- 3. External Memory Interface: present on 80-pin devices only.


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F6310/6410/8310/8410 family are available as both standard and low-voltage devices. Standard devices with Flash memory, designated with an "F" in the part number (such as PIC18F6310), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF6410), function over an extended VDD range of 2.0V to 5.5V.

Features	PIC18F6310	PIC18F6410	PIC18F8310	PIC18F8410
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	8K	16K	8K	16K
Program Memory (Instructions)	4096	8192	4096	8192
Data Memory (Bytes)	768	768	768	768
External Memory Interface	No	No	Yes	Yes
Interrupt Sources	22	22	22	22
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J
Timers	4	4	4	4
Capture/Compare/PWM Modules	3	3	3	3
Serial Communications	MSSP, AUSART Enhanced USART	MSSP, AUSART Enhanced USART	MSSP, AUSART Enhanced USART	MSSP, AUSART Enhanced USART
Parallel Communications	PSP	PSP	PSP	PSP
10-bit Analog-to-Digital Module	12 Input Channels	12 Input Channels	12 Input Channels	12 Input Channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT			
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled			
Packages	64-pin TQFP	64-pin TQFP	80-pin TQFP	80-pin TQFP

## TABLE 1-1: DEVICE FEATURES




#### FIGURE 1-1: PIC18F6310/6410 (64-PIN) BLOCK DIAGRAM

Note 1: CCP2 is multiplexed with RC1 when configuration bit CCP2MX is set, or RE7 when CCP2MX is not set.

2: RG5 is only available when MCLR functionality is disabled.

3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 2.0 "Oscillator Configurations" for additional information.



Preliminary

	Pin Number	Pin	Buffer		
Pin Name	TQFP	ъ Туре	Туре	Description	
RG5/MCLR/Vpp RG5	7	-	ST	Master Clear (input) or programming voltage (input).	
MCLR		I	ST	Digital input. Master Clear (Reset) input. This pin is an active-low Reset to the device.	
Vpp		Р		Programming voltage input.	
OSC1/CLKI/RA7 OSC1	39	ļ	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS	
CLKI		I	CMOS	otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)	
RA7		I/O	TTL	General purpose I/O pin.	
OSC2/CLKO/RA6 OSC2	40	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or	
CLKO		0	_	resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
RA6		I/O	TTL	General purpose I/O pin.	
	ompatible inpu itt Trigger input r		1OS level	CMOS = CMOS compatible input or output s Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)	

#### TABLE 1-2:PIC18F6310/6410 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

Din Nome	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	24	I/O I	TTL Analog	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	23	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (Iow) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	21	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.
RA4/T0CKI RA4 T0CKI	28	I/O I	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input.
RA5/AN4/HLVDIN RA5 AN4 HLVDIN	27	I/O I I	TTL Analog Analog	Digital I/O. Analog input 4. High/Low-Voltage Detect input.
RA6				See the OSC2/CLKO/RA6 pin.
RA7				See the OSC1/CLKI/RA7 pin.
	. compatible inpu mitt Trigger inpu ıt		IOS levels	CMOS = CMOS compatible input or output Analog = Analog input O = Output

OD

= Open-Drain (no P diode to VDD)

TABLE 1-2:	PIC18F6310/6410 PINOUT I/O DESCRIPTIONS (	CONTINUED)	

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

**2:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

= Power

Р

Pin Name	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.	
RB0/INT0 RB0 INT0	48	I/O I	TTL ST	Digital I/O. External interrupt 0.	
RB1/INT1 RB1 INT1	47	I/O I	TTL ST	Digital I/O. External interrupt 1.	
RB2/INT2 RB2 INT2	46	I/O I	TTL ST	Digital I/O. External interrupt 2.	
RB3/INT3 RB3 INT3	45	I/O I	TTL ST	Digital I/O. External interrupt 3.	
RB4/KBI0 RB4 KBI0	44	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB5/KBI1 RB5 KBI1	43	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB6/KBI2/PGC RB6 KBI2 PGC	42	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.	
RB7/KBI3/PGD RB7 KBI3 PGD	37	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.	
Legend:TTL = TTL compatible inputCMOS= CMOS compatible input or outputST = Schmitt Trigger input with CMOS levelsAnalog= Analog inputI = InputO= OutputP = PowerOD= Open-Drain (no P diode to VDD)					

**Note 1:** Default assignment for CCP2 when configuration bit CCP2MX is set.

Pin Name	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTC is a bidirectional I/O port.	
RC0/T10S0/T13CKI RC0 T10S0 T13CKI	30	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.	
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 <sup>(1)</sup>	29	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output.	
RC2/CCP1 RC2 CCP1	33	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output.	
RC3/SCK/SCL RC3 SCK SCL	34	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode.	
RC4/SDI/SDA RC4 SDI SDA	35	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.	
RC5/SDO RC5 SDO	36	I/O O	ST —	Digital I/O. SPI data out.	
RC6/TX1/CK1 RC6 TX1 CK1	31	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).	
RC7/RX1/DT1 RC7 RX1 DT1	32	I/O I I/O	ST ST ST	Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1).	
			IOS level	SCMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)	

TABLE 1-2:	PIC18F6310/6410 PINOUT I/O DESCRIPTIONS (CONTINU	ED)

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

Pin Name	Pin Number	Pin	Buffer	Description	
	TQFP	Туре	Туре	Description	
				PORTD is a bidirectional I/O port.	
RD0/PSP0 RD0 PSP0	58	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD1/PSP1 RD1 PSP1	55	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD2/PSP2 RD2 PSP2	54	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD3/PSP3 RD3 PSP3	53	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD4/PSP4 RD4 PSP4	52	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD5/PSP5 RD5 PSP5	51	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD6/PSP6 RD6 PSP6	50	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD7/PSP7 RD7 PSP7	49	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
			1OS level	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)	

#### PIC18F6310/6410 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-2:**

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

	Pin Number	Pin				
Pin Name	Pin Name		Buffer Type	Description		
	TQFP	Туре	туре			
				PORTE is a bidirectional I/O port.		
RE0/RD	2					
RE0		I/O	ST	Digital I/O.		
RD		I	TTL	Read control for Parallel Slave Port.		
RE1/WR	1					
RE1		I/O	ST	Digital I/O.		
WR		I	TTL	Write control for Parallel Slave Port.		
RE2/CS	64					
<u>RE</u> 2		I/O	ST	Digital I/O.		
CS		I	TTL	Chip select control for Parallel Slave Port.		
RE3	63	I/O	ST	Digital I/O.		
RE4	62	I/O	ST	Digital I/O.		
RE5	61	I/O	ST	Digital I/O.		
RE6	60	I/O	ST	Digital I/O.		
RE7/CCP2	59					
RE7		I/O	ST	Digital I/O.		
CCP2 <sup>(2)</sup>		I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.		
	compatible inpu			CMOS = CMOS compatible input or output		
ST = Schmitt Trigger input with CMOS levels Analog = Analog input						
I= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD)						
		2 when	onfigurat			
<b>Note 1:</b> Default assignment for CCP2 when configuration bit CCP2MX is set.						

TABLE 1-2:	PIC18F6310/6410 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

Din Nama	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTF is a bidirectional I/O port.
RF0/AN5 RF0 AN5	18	I/O I	ST Analog	Digital I/O. Analog input 5.
RF1/AN6/C2OUT RF1 AN6 C2OUT	17	I/O I O	ST Analog —	Digital I/O. Analog input 6. Comparator 2 output.
RF2/AN7/C1OUT RF2 AN7 C1OUT	16	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.
RF3/AN8 RF3 AN8	15	I/O I	ST Analog	Digital I/O. Analog input 8.
RF4/AN9 RF4 AN9	14	I/O I	ST Analog	Digital I/O. Analog input 9.
RF5/AN10/CVREF RF5 AN10 CVREF	13	I/O I O	ST Analog Analog	Digital I/O. Analog input 10. Comparator reference voltage output.
RF6/AN11 RF6 AN11	12	I/O I	ST Analog	Digital I/O. Analog input 11.
RF7/SS RF7 SS	11	I/O I	ST TTL	Digital I/O. SPI slave select input.
Legend:TTL = TTL compatible inputCMOS = CMOS compatible inputST = Schmitt Trigger input with CMOS levelsAnalog = Analog inputI = InputO = OutputP = PowerOD = Open-Drain (no P diode to VDD)				

**Note 1:** Default assignment for CCP2 when configuration bit CCP2MX is set.

Pin Name	Pin Number	Pin	in Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTG is a bidirectional I/O port.		
RG0/CCP3 RG0 CCP3	3	I/O I/O	ST ST	Digital I/O. Capture 3 input/Compare 3 output/PWM 3 output.		
RG1/TX2/CK2 RG1 TX2 CK2	4	I/O O I/O	SТ — ST	Digital I/O. AUSART2 asynchronous transmit. AUSART2 synchronous clock (see related RX2/DT2).		
RG2/RX2/DT2 RG2 RX2 DT2	5	I/O I I/O	ST ST ST	Digital I/O. AUSART2 asynchronous receive. AUSART2 synchronous data (see related TX2/CK2).		
RG3	6	I/O	ST	Digital I/O.		
RG4	8	I/O	ST	Digital I/O.		
RG5				See RG5/MCLR/VPP pin.		
Vss	9, 25, 41, 56	Р		Ground reference for logic and I/O pins.		
Vdd	10, 26, 38, 57	Р	—	Positive supply for logic and I/O pins.		
AVss	20	Р	_	Ground reference for analog modules.		
AVdd	19	Р	—	Positive supply for analog modules.		
Legend:       TTL = TTL compatible input       CMOS       = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       Analog       = Analog input         I = Input       O       = Output         P = Power       OD       = Open-Drain (no P diode to VDD)						

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

	TABLE 1-3:	PIC18F8310/8410 PINOUT I/O DESCRIPTIONS
--	------------	---

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
RG5/MCLR/Vpp	9			Master Clear (input) or programming voltage (input).
RG5		I	ST	Digital input.
MCLR		I	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
Vpp		Р		Programming voltage input.
OSC1/CLKI/RA7 OSC1	49	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS
CLKI		I	CMOS	otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7		I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	50	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or
CLKO		0	_	resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6		I/O	TTL	General purpose I/O pin.
	ompatible input itt Trigger input r		1OS level	CMOS = CMOS compatible input or output

**Note 1:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

Pin Name	Pin Number	Pin	Buffer		
Pin Name	TQFP	Туре	Туре	Description	
				PORTA is a bidirectional I/O port.	
RA0/AN0 RA0 AN0	30	I/O I	TTL Analog	Digital I/O. Analog input 0.	
RA1/AN1 RA1 AN1	29	I/O I	TTL Analog	Digital I/O. Analog input 1.	
RA2/AN2/VREF- RA2 AN2 VREF-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.	
RA3/AN3/Vref+ RA3 AN3 Vref+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.	
RA4/T0CKI RA4 T0CKI	34	I/O I	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input.	
RA5/AN4/HLVDIN RA5 AN4 HLVDIN	33	I/O I I	TTL Analog Analog	Digital I/O. Analog input 4. High/Low-Voltage Detect input.	
RA6				See the OSC2/CLKO/RA6 pin.	
RA7				See the OSC1/CLKI/RA7 pin.	
Legend:       TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       Analog = Analog input         I = Input       O = Output					

**Note 1:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

OD

= Open-Drain (no P diode to VDD)

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).

= Power

Р

Din Nome	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.	
RB0/INT0 RB0 INT0	58	I/O I	TTL ST	Digital I/O. External interrupt 0.	
RB1/INT1 RB1 INT1	57	I/O I	TTL ST	Digital I/O. External interrupt 1.	
RB2/INT2 RB2 INT2	56	I/O I	TTL ST	Digital I/O. External interrupt 2.	
RB3/INT3/CCP2 RB3 INT3 CCP2 <sup>(1)</sup>	55	I/O I O	TTL ST Analog	Digital I/O. External interrupt 3. Capture 2 input/Compare 2 output/PWM 2 output.	
RB4/KBI0 RB4 KBI0	54	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB5/KBI1 RB5 KBI1	53	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.	
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.	
Legend:       TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       Analog = Analog input         I = Input       O = Output         P = Power       OD = Open-Drain (no P diode to VDD)					

**Note 1:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

	Pin Number	Pin Buffer Type Type	Buffer	Description	
Pin Name	TQFP		Description		
				PORTC is a bidirectional I/O port.	
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	36	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.	
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 <sup>(2)</sup>	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output.	
RC2/CCP1 RC2 CCP1	43	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output.	
RC3/SCK/SCL RC3 SCK SCL	44	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode.	
RC4/SDI/SDA RC4 SDI SDA	45	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.	
RC5/SDO RC5 SDO	46	I/O O	ST —	Digital I/O. SPI data out.	
RC6/TX1/CK1 RC6 TX1 CK1	37	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).	
RC7/RX1/DT1 RC7 RX1 DT1	38	I/O I I/O	ST ST ST	Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1).	
D11       I/O       S1       EUSAR11 synchronous data (see related 1X1/CK1).         Legend:       TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       Analog = Analog input         I = Input       O       = Output         P = Power       OD       = Open-Drain (no P diode to VDD)         Note 1:       Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except)					

**Note 1:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

Din Nama	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTD is a bidirectional I/O port.
RD0/AD0/PSP0 RD0 AD0 PSP0	72	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 0. Parallel Slave Port data.
RD1/AD1/PSP1	69			
RD1 AD1 PSP1		I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 1. Parallel Slave Port data.
RD2/AD2/PSP2 RD2 AD2 PSP2	68	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 2. Parallel Slave Port data.
RD3/AD3/PSP3 RD3 AD3 PSP3	67	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 3. Parallel Slave Port data.
RD4/AD4/PSP4 RD4 AD4 PSP4	66	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 4. Parallel Slave Port data.
RD5/AD5/PSP5 RD5 AD5 PSP5	65	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 5. Parallel Slave Port data.
RD6/AD6/PSP6 RD6 AD6 PSP6	64	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 6. Parallel Slave Port data.
RD7/AD7/PSP7 RD7 AD7 PSP7	63	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 7. Parallel Slave Port data.
			1OS level	CMOS = CMOS compatible input or output s Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

**Note 1:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

Pin Name	Pin Number	Pin	Buffer	Description	
	TQFP	Туре	Туре	Description	
				PORTE is a bidirectional I/O port.	
RE0/AD8/RD RE0 AD8 RD	4	I/O I/O I	ST TTL TTL	Digital I/O. External memory address/data 8. Read control for Parallel Slave Port.	
RE1/AD9/WR RE1 AD9 WR	3	I/O I/O I	ST TTL TTL	Digital I/O. External memory address/data 9. Write control for Parallel Slave Port.	
RE2/AD10/CS RE2 AD10 CS	78	I/O I/O I	ST TTL TTL	Digital I/O. External memory address/data 10. Chip Select control for Parallel Slave Port.	
RE3/AD11 RE3 AD11	77	I/O I/O	ST TTL	Digital I/O. External memory address/data 11.	
RE4/AD12 RE4 AD12	76	I/O I/O	ST TTL	Digital I/O. External memory address/data 12.	
RE5/AD13 RE5 AD13	75	I/O I/O	ST TTL	Digital I/O. External memory address/data 13.	
RE6/AD14 RE6 AD14	74	I/O I/O	ST TTL	Digital I/O. External memory address/data 14.	
RE7/CCP2/AD15 RE7 CCP2 <sup>(3)</sup> AD15	73	I/O I/O I/O	ST ST TTL	Digital I/O. Capture 2 input/Compare 2 output/PWM 2 output. External memory address/data 15.	
Legend:       TTL       TTL compatible input       CMOS       CMOS compatible input or output         ST       Schmitt Trigger input with CMOS levels       Analog       Analog input         I       Input       O       = Output         P       Power       OD       = Open-Drain (no P diode to VDD)         Note       1:       Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except)					

**Note 1:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

Din Nome	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTF is a bidirectional I/O port.	
RF0/AN5 RF0 AN5	24	I/O I	ST Analog	Digital I/O. Analog input 5.	
RF1/AN6/C2OUT RF1 AN6 C2OUT	23	I/O I O	ST Analog —	Digital I/O. Analog input 6. Comparator 2 output.	
RF2/AN7/C1OUT RF2 AN7 C1OUT	18	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.	
RF3/AN8 RF3 AN8	17	I/O I	ST Analog	Digital I/O. Analog input 8.	
RF4/AN9 RF4 AN9	16	I/O I	ST Analog	Digital I/O. Analog input 9.	
RF5/AN10/CVREF RF5 AN10 CVREF	15	I/O I O	ST Analog Analog	Digital I/O. Analog input 10. Comparator reference voltage output.	
RF6/AN11 RF6 AN11	14	I/O I	ST Analog	Digital I/O. Analog input 11.	
RF7/SS RF7 SS	13	I/O I	ST TTL	Digital I/O. SPI slave select input.	
Legend:       TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       Analog = Analog input         I = Input       O = Output         P = Power       OD = Open-Drain (no P diode to VDD)					

**Note 1:** Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTG is a bidirectional I/O port.
RG0/CCP3 RG0 CCP3	5	I/O I/O	ST ST	Digital I/O. Capture 3 input/Compare 3 output/PWM 3 output.
RG1/TX2/CK2 RG1 TX2 CK2	6	I/O O I/O	ST — ST	Digital I/O. AUSART2 asynchronous transmit. AUSART2 synchronous clock (see related RX2/DT2).
RG2/RX2/DT2 RG2 RX2 DT2	7	I/O I I/O	ST ST ST	Digital I/O. AUSART2 asynchronous receive. AUSART2 synchronous data (see related TX2/CK2).
RG3	8	I/O	ST	Digital I/O.
RG4	10	I/O	ST	Digital I/O.
RG5				See RG5/MCLR/VPP pin.
				PORTH is a bidirectional I/O port.
RH0/AD16 RH0 AD16	79	I/O I/O	ST TTL	Digital I/O. External memory address/data 16.
RH1/AD17 RH1 AD17	80	I/O I/O	ST TTL	Digital I/O. External memory address/data 17.
RH2/AD18 RH2 AD18	1	I/O I/O	ST TTL	Digital I/O. External memory address/data 18.
RH3/AD19 RH3 AD19	2	I/O I/O	ST TTL	Digital I/O. External memory address/data 19.
RH4	22	I/O	ST	Digital I/O.
RH5	21	I/O	ST	Digital I/O.
RH6	20	I/O	ST	Digital I/O.
RH7	19	I/O	ST	Digital I/O.
ST = Scl I = Inp P = Po	wer	with CN		CMOS = CMOS compatible input or output s Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) ation bit CCP2MX is cleared (all operating modes except

Note 1: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

**2:** Default assignment for CCP2 in all operating modes (CCP2MX is set).

Pin Name	Pin Number	Pin Buffer					
Pin Name	TQFP	Туре	Туре	Description			
				PORTJ is a bidirectional I/O port.			
RJ0/ALE RJ0 ALE	62	I/O O	ST —	Digital I/O. External memory address latch enable.			
RJ1/OE RJ1 OE	61	I/O O	ST —	Digital I/O. External memory output enable.			
RJ2/WRL RJ2 WRL	60	I/O O	ST —	Digital I/O. External memory write low control.			
RJ3/WRH RJ3 WRH	59	I/O O	ST —	Digital I/O. External memory write high control.			
RJ4/BA0 RJ4 BA0	39	I/O O	ST —	Digital I/O. External memory Byte Address 0 control.			
RJ5/CE RJ4 CE	40	I/O O	ST —	Digital I/O External memory chip enable control.			
RJ6/LB RJ6 LB	41	I/O O	ST —	Digital I/O. External memory low byte control.			
RJ7/UB RJ7 UB	42	I/O O	ST —	Digital I/O. External memory high byte control.			
Vss	11, 31, 51, 70	Р		Ground reference for logic and I/O pins.			
Vdd	12, 32, 48, 71	Р	—	Positive supply for logic and I/O pins.			
AVss	26	Р	—	Ground reference for analog modules.			
AVdd	25	Р	—	Positive supply for analog modules.			
-	compatible input hitt Trigger input		IOS level	CMOS = CMOS compatible input or output s Analog = Analog input O = Output			

OD = Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for CCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).

Ρ

= Power

## 2.0 OSCILLATOR CONFIGURATIONS

#### 2.1 Oscillator Types

PIC18F6310/6410/8310/8410 devices can be operated in ten different oscillator modes. The user can program the configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6


#### 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

**Note:** Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications. FIGURE 2-1:

#### CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



# TABLE 2-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Typical Capacitor Values Used:					
Mode	Mode Freq OSC1 OSC				
XT	455 kHz	56 pF	56 pF		
	2.0 MHz	47 pF	47 pF		
	4.0 MHz	33 pF	33 pF		
HS	8.0 MHz 16.0 MHz	27 pF 22 pF	27 pF 22 pF		

#### Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These values are not optimized**.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 2-2 for additional information.

Resonators Used:				
455 kHz	4.0 MHz			
2.0 MHz	8.0 MHz			
16.0 MHz				

# TABLE 2-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Osc Type	Crystal	Typical Capacitor Values Tested:			
	Freq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	1 MHz	33 pF	33 pF		
	4 MHz	27 pF	27 pF		
HS	4 MHz	27 pF	27 pF		
	8 MHz	22 pF	22 pF		
	20 MHz	15 pF	15 pF		
-					

#### Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.** 


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:			
32 kHz	4 MHz		
200 kHz	8 MHz		
1 MHz	20 MHz		

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
  - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
  - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
  - **5:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.




## 2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.


## FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-4:

#### EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



#### 2.4 RC Oscillator


For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The actual oscillator frequency is a function of several factors:

- Supply voltage
- Values of the external resistor (REXT) and capacitor (CEXT)
- Operating temperature

Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:


- Normal manufacturing variation
- Difference in lead frame capacitance between package types (especially for low CEXT values)
- Variations within the tolerance of limits of REXT and CEXT

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.



The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).





## 2.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator.

#### 2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS Oscillator mode for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 configuration bits are programmed for HSPLL mode (= 0110).

# FIGURE 2-7: PLL BLOCK DIAGRAM (HS MODE)



#### 2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block in selected oscillator modes. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4 "PLL in INTOSC Modes"**.

#### 2.6 Internal Oscillator Block

The PIC18F6310/6410/8310/8410 devices include an internal oscillator block, which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 23.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 2-2).

#### 2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

#### 2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC and vice versa.

#### 2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory, but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range. When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately  $8 * 32 \ \mu\text{s} = 256 \ \mu\text{s}$ ). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.7.1 "Oscillator Control Register"**.

The PLLEN bit controls the operation of the frequency multiplier, PLL, in internal oscillator modes.

#### 2.6.4 PLL IN INTOSC MODES

The 4x frequency multiplier can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with an internal oscillator. When enabled, the PLL produces a clock speed of up to 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111 or 110). If both of these conditions are not met, the PLL is disabled.

The PLLEN control bit is only functional in those internal oscillator modes where the PLL is available. In all other modes, it is forced to '0' and is effectively unavailable.

#### 2.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three examples follow, but other techniques may be used.

#### 2.6.5.1 Compensating with the AUSART

An adjustment may be required when the AUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSTUNE to increase the clock frequency.

#### 2.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value

is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

#### 2.6.5.3 Compensating with the Timers

A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, then the internal oscillator block is running too fast; to compensate, decrement the OSTUNE register. If the measured time is much less than the calculated time, then the internal oscillator block is running too slow; to compensate, increment the OSTUNE register.

#### **OSCTUNE: OSCILLATOR TUNING REGISTER** REGISTER 2-1:

	R/W-0	R/W-0 <sup>(1)</sup>	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	INTSRC	PLLEN <sup>(1)</sup>		TUN4	TUN3	TUN2	TUN1	TUN0	
	bit 7							bit 0	
bit 7 bit 6	<ul> <li>INTSRC: Internal Oscillator Low-Frequency Source Select bit</li> <li>1 = 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabled)</li> <li>0 = 31 kHz device clock derived directly from INTRC internal oscillator</li> <li>PLLEN: Frequency Multiplier PLL for INTOSC Enable bit<sup>(1)</sup></li> <li>1 = PLL enabled for INTOSC (4 MHz and 8 MHz only)</li> <li>0 = PLL disabled</li> </ul>							abled)	
	Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes" for details.								
bit 5	Unimplemented: Read as '0'								
bit 4-0	TUN4:TUN	TUN4:TUN0: Frequency Tuning bits							
	01111 = M	laximum freq	luency						
	•	•							
	•	•							
	00001 00000 = Center frequency. Oscillator module is running at the calibrated frequency. 11111								
	•	•							
	•	•							
	10000 = Minimum frequency								
	Legend:							]	
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	ʻ0'	

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

#### 2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F6310/6410/8310/8410 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F6310/6410/8310/8410 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power managed operating modes are available.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power managed mode.


PIC18F6310/6410/8310/8410 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power managed modes, is often the time base for functions such as a real-time clock.


Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F6310/6410/8310/8410 devices are shown in Figure 2-8. See **Section 23.0 "Special Features of the CPU"** for configuration register details.





## 2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC:FOSC0 configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Frequency Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output.

When an output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by enabling the divide-by-256 output of the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock, or the internal oscillator block has just started and is not yet stable. The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "**Power Managed Modes**".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
  - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.

## 2.7.2 OSCILLATOR TRANSITIONS

PIC18F6310/6410/8310/8410 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power Managed Modes"**.

## PIC18F6310/6410/8310/8410

**REGISTER 2-2:** 

**OSCCON: OSCILLATOR CONTROL REGISTER** 

	R/W-0	R/W-1	R/W-0	R/W-0	R <sup>(1)</sup>	R-0	R/W-0	R/W-0		
	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0		
	bit 7	•						bit 0		
bit 7		e Enable bit								
		e enters Idle	mode on SI	EEP instruc	tion					
		e enters Slee								
bit 6-4	IRCF2:IRC	F0: Internal	Oscillator F	requency Se	elect bits					
		Hz (INTOSC	drives cloc	k directly)						
	110 = 4 MI 101 = 2 MI									
	101 = 2 Mi 100 = 1 Mi									
	011 = 500									
	010 = 250 001 = 125									
		KHZ Hz (from eit	her INTOSC	/256 or INTI	RC directly)	2)				
bit 3	OSTS: Os	cillator Start-	up Time-out	Status bit <sup>(1)</sup>						
		ator Start-up ator Start-up								
bit 2	IOFS: INTO	OSC Freque	ncy Stable b	bit						
		SC frequenc		le						
bit 1-0	SCS1:SCS	<b>50:</b> System (	Clock Select	bits						
		al oscillator	block							
		1 oscillator								
	00 = Primary oscillator									
		<ul> <li>Note 1: Depends on state of the IESO configuration bit.</li> <li>2: Source selected by the INTSRC bit (OSCTUNE&lt;7&gt;), see</li> </ul>								
	2:			INTSRC bit INE Registe		<u>-</u> <7>), see				
	3:	3: Default output frequency of INTOSC on Reset.								
	Leaend:									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### DS39635A-page 36

## 2.8 Effects of Power Managed Modes on the Various Clock Sources

When PRI\_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In Secondary Clock modes (SEC\_RUN and SEC\_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power managed modes if required to clock Timer1 or Timer3.

In Internal Oscillator modes (RC\_RUN and RC\_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power managed mode (see Section 23.2 "Watchdog Timer (WDT)" through Section 23.4 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). The INTOSC output at 8 MHz may be used directly to clock the device, or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a real-time clock. Other features may be operating that do not require a device clock source (i.e., SSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 26.2 "DC Characteristics: Power-Down and Supply Current".

## 2.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 26-12). It is enabled by clearing (= 0) the PWRTEN configuration bit.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of interval TCSD (parameter 38, Table 26-12) following POR while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

Oscillator Mode	OSC1 Pin	OSC2 Pin			
RC, INTIO1	Floating, external resistor should pull high	At logic low (clock/4 output)			
RCIO, INTIO2	Floating, external resistor should pull high	Configured as PORTA, bit 6			
ECIO	Floating, pulled by external clock	Configured as PORTA, bit 6			
EC	Floating, pulled by external clock	At logic low (clock/4 output)			
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level			

### TABLE 2-3:OSC1 AND OSC2 PIN STATES IN SLEEP MODE

**Note:** See Table 4-2 in **Section 4.0 "Reset"** for time-outs due to Sleep and MCLR Reset.

NOTES:

## 3.0 POWER MANAGED MODES

PIC18F6310/6410/8310/8410 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power managed modes:

- Sleep mode
- Idle modes
- Run modes

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or INTOSC multiplexer); the Sleep mode does not use a clock source.

The power managed modes include several power-saving features. One of these is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PICmicro<sup>®</sup> devices, where all device clocks are stopped.

## 3.1 Selecting Power Managed Modes

Selecting a power managed mode requires deciding if the CPU is to be clocked or not and selecting a clock source. The IDLEN bit controls CPU clocking, while the SCS1:SCS0 bits select a clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

## 3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power managed modes. They are:

- the primary clock, as defined by the FOSC3:FOSC0 configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for RC modes)

#### 3.1.2 ENTERING POWER MANAGED MODES

Entering Power Managed Run mode, or switching from one power managed mode to another, begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is being used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 "Clock Transitions and Status Indicators" and subsequent sections.

Entry to the Power Managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

	OSCC	ON bits	Module	Clocking							
Mode	IDLEN <sup>(1)</sup> <7>	SCS1:SCS0 <1:0>	CPU	Peripherals	Available Clock and Oscillator Source						
Sleep	0	N/A	Off	Off	None – All clocks are disabled						
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC, INTRC <sup>(2)</sup> This is the normal full power execution mode.						
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator						
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block <sup>(2)</sup>						
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC						
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator						
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block <sup>(2)</sup>						

## TABLE 3-1: POWER MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

#### 3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 configuration bits, then both the OSTS and IOFS bits may be set when in PRI\_RUN or PRI\_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another Power Managed RC mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
  - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

### 3.1.4 MULTIPLE SLEEP COMMANDS

The power managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power managed mode specified by the new setting.

## 3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

## 3.2.1 PRI\_RUN MODE

The PRI\_RUN mode is the normal full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see **Section 23.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.7.1 "Oscillator Control Register"**).

## 3.2.2 SEC\_RUN MODE


The SEC\_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.


SEC\_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC\_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC\_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC\_RUN mode to PRI\_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.

# PIC18F6310/6410/8310/8410





© 2004 Microchip Technology Inc.

## 3.2.3 RC\_RUN MODE

In RC\_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer and the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive, or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI\_RUN and RC\_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC\_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC\_RUN mode is not recommended.

This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.


If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output), or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST.

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set.


On transitions from RC\_RUN mode to PRI\_RUN, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

## FIGURE 3-3: TRANSITION TIMING TO RC\_RUN MODE



#### FIGURE 3-4:

## TRANSITION TIMING FROM RC\_RUN MODE TO PRI\_RUN MODE



## 3.3 Sleep Mode

The Power Managed Sleep mode in the PIC18F6310/6410/8310/8410 devices is identical to the Legacy Sleep mode offered in all other PICmicro<sup>®</sup> devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (see Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the primary clock source becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 23.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

## 3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing SLEEP provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 26-12), while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC\_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC\_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.










© 2004 Microchip Technology Inc.

## 3.4.1 PRI\_IDLE MODE


This mode is unique among the three Low-Power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI\_IDLE mode is entered from PRI\_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 configuration bits. The OSTS bit remains set (see Figure 3-7). When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).









## 3.4.2 SEC\_IDLE MODE

In SEC\_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC\_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS1:SCS0 to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC\_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC\_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

## 3.4.3 RC\_IDLE MODE

In RC\_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC\_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 26-12). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled; the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code, being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

## 3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power managed modes. The clocking subsystem actions are discussed in each of the power managed modes (see Section 3.2 "Run Modes" through Section 3.4 "Idle Modes").

## 3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD, following the wake event, is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

## 3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 23.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, losing a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

## 3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see **Section 23.3 "Two-Speed Start-up"**) or Fail-Safe Clock Monitor (see **Section 23.4 "Fail-Safe Clock Monitor"**) is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready, or a power managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

#### 3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power managed modes do not invoke the OST at all. There are two cases:

- PRI\_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI\_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD, following the wake event, is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

## TABLE 3-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE<br/>(BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status bit (OSCCON)	
	LP, XT, HS		OSTS	
Primary Device Clock	HSPLL		0315	
(PRI_IDLE mode)	EC, RC, INTRC <sup>(1)</sup>		—	
	INTOSC <sup>(3)</sup>		IOFS	
	LP, XT, HS	Tost <sup>(4)</sup>	0070	
	HSPLL	Tost + t <sub>rc</sub> (4)	- OSTS	
T1OSC or INTRC <sup>(1)</sup>	EC, RC, INTRC <sup>(1)</sup>	Tcsd <sup>(2)</sup>	_	
	INTOSC <sup>(2)</sup>	TIOBST <sup>(5)</sup>	IOFS	
	LP, XT, HS	Tost <sup>(5)</sup>	0070	
INTOSC <sup>(3)</sup>	HSPLL	Tost + t <sub>rc</sub> (4)	- OSTS	
INTOSCO	EC, RC, INTRC <sup>(1)</sup>	TCSD <sup>(2)</sup>	—	
	INTOSC <sup>(2)</sup>	None	IOFS	
	LP, XT, HS	Tost <sup>(4)</sup>	0070	
None	HSPLL	Tost + t <sub>rc</sub> (4)	- OSTS	
(Sleep mode)	EC, RC, INTRC <sup>(1)</sup>	Tcsd <sup>(2)</sup>	—	
	INTOSC <sup>(2)</sup>	TIOBST <sup>(5)</sup>	IOFS	

Note 1: In this instance, refers specifically to the 31 kHz INTRC clock source.

2: TCSD (parameter 38) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see Section 3.4 "Idle Modes").

- 3: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.
- **4:** TOST is the Oscillator Start-up Timer (parameter 32). t<sub>rc</sub> is the PLL Lock-out Timer (parameter F12); it is also designated as TPLL.
- 5: Execution continues during TIOBST (parameter 39), the INTOSC stabilization period.

NOTES:

## 4.0 RESET

The PIC18F6310/6410/8310/8410 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.3.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 23.2 "Watchdog Timer (WDT)".


A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

## 4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".

#### FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



## PIC18F6310/6410/8310/8410

	R/W-0	R/W-1 <sup>(1)</sup>	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
	IPEN	SBOREN	_	RI	TO	PD	POR	BOR
	bit 7							bit
bit 7		rrupt Priority E						
		e priority level le priority leve		•	CXXX Com	patibility mo	de)	
bit 6	SBOREN:	BOR Softwar	e Enable b	bit				
	1 = BOR	1:BOREN0 = 0 is enabled is disabled	<u>)1:</u>					
		1:BOREN0 = 0		.1:				
	Note 1:	If SBOREN i	s enabled,	its Reset sta	ate is '1'; oth	nerwise, it is	ʻ0'.	
bit 5	Unimplem	nented: Read	<b>as</b> '0'					
bit 4	RI: RESET	Instruction Fla	ag bit					
	0 = The R	ESET instructi ESET instruction wn-out Reset of	on was exe				t be set in so	ftware aft
bit 3	TO: Watch	ndog Timer Tin	ne-out Flag	g bit				
	•	/ power-up, CI T time-out occ		ruction or SI	EEP instruc	tion		
bit 2	PD: Power-Down Detection Flag bit							
	-	/ power-up or / execution of	-		ion			
bit 1	POR: Pow	ver-on Reset S	tatus bit					
		ver-on Reset h						
		ver-on Reset o	-	nust be set i	n software a	fter a Powe	r-on Reset c	occurs)
bit 0		wn-out Reset S						
		wn-out Reset wn-out Reset					n-out Reset	occurs)
	Legend:							
	R = Read	able bit	VV = V	Vritable bit	U = Unir	nplemented	bit, read as	'0'
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is u	unknown

detected, so that subsequent Power-on Resets may be detected.
2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

## 4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 Extended MCU devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F6310/6410/8310/8410 devices, the MCLR input can be disabled with the MCLRE configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 10.7 "PORTG, TRISG and LATG Registers"** for more information.

## 4.3 **Power-on Reset (POR)**

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.


To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the  $\overrightarrow{POR}$  bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

#### FIGURE 4-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - **2:**  $R < 40 \text{ k}\Omega$  is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
  - 3:  $\underline{R1 \ge 1} \ \underline{k\Omega}$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C, in the event of  $\overline{MCLR}/VPP$  pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

## 4.4 Brown-out Reset (BOR)

PIC18F6310/6410/8310/8410 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 configuration bits. There are a total of four BOR configurations, which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0 except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the BOR Reset does not automatically enable the PWRT.

#### 4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the BOR Reset voltage level is still set by
	the BORV1:BORV0 configuration bits. It
	cannot be changed in software.

## 4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. IF BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

## 4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR ConfigurationBOREN1BOREN0		Status of			
		SBOREN (RCON<6>)	BOR Operation		
0	0	Unavailable	BOR is disabled; must be enabled by reprogramming the configuration bits.		
0	1	Available	BOR is enabled in software; operation controlled by SBOREN.		
1	0	Unavailable	BOR is enabled in hardware and active during the Run and Idle modes, disabled during Sleep mode.		
1	1	Unavailable	BOR is enabled in hardware; must be disabled by reprogramming the configuration bits.		

TABLE 4-1: BOR CONFIGURATIONS

## 4.5 Device Reset Timers

PIC18F6310/6410/8310/8410 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

#### 4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of the PIC18F6310/6410/8310/8410 devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32  $\mu$ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip to chip due to temperature and process variation. See DC parameter 33 for details.

The PWRT is enabled by clearing the PWRTEN configuration bit.

#### 4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal oscillator or resonator has started and is stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power managed modes.

### 4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

#### 4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, all time-outs will expire. Bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.


Oscillator	Power-up <sup>(2)</sup> ai	Exit from		
Configuration	PWRTEN = 0	PWRTEN = 1	Power Managed Mode	
HSPLL	66 ms <sup>(1)</sup> + 1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>	
HS, XT, LP	66 ms <sup>(1)</sup> + 1024 Tosc	1024 Tosc	1024 Tosc	
EC, ECIO	66 ms <sup>(1)</sup>	_	—	
RC, RCIO	66 ms <sup>(1)</sup>	_	—	
INTIO1, INTIO2	66 ms <sup>(1)</sup>	_	—	

TABLE 4-2:	TIME-OUT IN VARIOUS SITUATIONS
------------	--------------------------------


**Note 1:** 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.


## PIC18F6310/6410/8310/8410




## FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




### FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



## PIC18F6310/6410/8310/8410







## 4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset.

Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-3:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
	RCON REGISTER

Condition	Program		RCC	N Reg	jister			STKPTR Register		
Condition	Counter	SBOREN	RI	то	PD	POR	BOR	STKFUL	STKUNF	
Power-on Reset	0000h	1	1	1	1	0	0	0	0	
RESET Instruction	0000h	ս <b>(2)</b>	0	u	u	u	u	u	u	
Brown-out Reset	0000h	u <b>(2)</b>	1	1	1	u	0	u	u	
MCLR Reset during Power Managed Run Modes	0000h	u <b>(2)</b>	u	1	u	u	u	u	u	
MCLR Reset during Power Managed Idle Modes and Sleep	0000h	<sub>ປ</sub> (2)	u	1	0	u	u	u	u	
WDT Time-out during Full Power or Power Managed Run Modes	0000h	u <b>(2)</b>	u	0	u	u	u	u	u	
MCLR Reset during Full Power Execution	0000h	u <b>(2)</b>	u	u	u	u	u	u	u	
Stack Full Reset (STVREN = 1)	0000h	u <b>(2)</b>	u	u	u	u	u	1	u	
Stack Underflow Reset (STVREN = 1)	0000h	u <b>(2)</b>	u	u	u	u	u	u	1	
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u <b>(2)</b>	u	u	u	u	u	u	1	
WDT Time-out during Power Managed Idle or Sleep Modes	PC + 2	u <b>(2)</b>	u	0	0	u	u	u	u	
Interrupt Exit from Power Managed Modes	PC + 2 <sup>(1)</sup>	u <b>(2)</b>	u	u	0	u	u	u	u	

**Legend:** u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 configuration bits = 01 and SBOREN = 1). Otherwise, the Reset state is '0'.

Register	gister Applicable Power-on Reset, Devices Brown-out Reset		,	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	6X10	8X10	0 0000	0 0000	0 uuuu <b>(3)</b>	
TOSH	6X10	8X10	0000 0000	0000 0000	uuuu uuuu <sup>(3)</sup>	
TOSL	6X10	8X10	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>	
STKPTR	6X10	8X10	uu-0 0000	00-0 0000	uu-u uuuu <b>(3)</b>	
PCLATU	6X10	8X10	0 0000	0 0000	u uuuu	
PCLATH	6X10	8X10	0000 0000	0000 0000	uuuu uuuu	
PCL	6X10	8X10	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>	
TBLPTRU	6X10	8X10	00 0000	00 0000	uu uuuu	
TBLPTRH	6X10	8X10	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	6X10	8X10	0000 0000	0000 0000	uuuu uuuu	
TABLAT	6X10	8X10	0000 0000	0000 0000	uuuu uuuu	
PRODH	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PRODL	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INTCON	6X10	8X10	0000 000x	0000 000u	uuuu uuuu <b>(1)</b>	
INTCON2	6X10	8X10	1111 1111	1111 1111	սսսս սսսս <b>(1)</b>	
INTCON3	6X10	8X10	1100 0000	1100 0000	uuuu uuuu <b>(1)</b>	
INDF0	6X10	8X10	N/A	N/A	N/A	
POSTINC0	6X10	8X10	N/A	N/A	N/A	
POSTDEC0	6X10	8X10	N/A	N/A	N/A	
PREINC0	6X10	8X10	N/A	N/A	N/A	
PLUSW0	6X10	8X10	N/A	N/A	N/A	
FSR0H	6X10	8X10	xxxx	uuuu	uuuu	
FSR0L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
WREG	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INDF1	6X10	8X10	N/A	N/A	N/A	
POSTINC1	6X10	8X10	N/A	N/A	N/A	
POSTDEC1	6X10	8X10	N/A	N/A	N/A	
PREINC1	6X10	8X10	N/A	N/A	N/A	
PLUSW1	6X10	8X10	N/A	N/A	N/A	
FSR1H	6X10	8X10	xxxx	uuuu	uuuu	
FSR1L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
BSR	6X10	8X10	0000	0000	uuuu	

TABLE 4-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

**5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

## PIC18F6310/6410/8310/8410

Register Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
INDF2	6X10	8X10	N/A	N/A	N/A
POSTINC2	6X10	8X10	N/A	N/A	N/A
POSTDEC2	6X10	8X10	N/A	N/A	N/A
PREINC2	6X10	8X10	N/A	N/A	N/A
PLUSW2	6X10	8X10	N/A	N/A	N/A
FSR2H	6X10	8X10	xxxx	uuuu	uuuu
FSR2L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
STATUS	6X10	8X10	x xxxx	u uuuu	u uuuu
TMR0H	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
TMR0L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
TOCON	6X10	8X10	1111 1111	1111 1111	uuuu uuuu
OSCCON	6X10	8X10	0100 q000	0100 00q0	uuuu uuqu
HLVDCON	6X10	8X10	00 0101	00 0101	uu uuuu
WDTCON	6X10	8X10	0	0	u
RCON <sup>(4)</sup>	6X10	8X10	0q-1 11q0	0q-q qquu	uq-u qquu
TMR1H	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR1L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
T1CON	6X10	8X10	0000 0000	u0uu uuuu	uuuu uuuu
TMR2	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
PR2	6X10	8X10	1111 1111	1111 1111	1111 1111
T2CON	6X10	8X10	-000 0000	-000 0000	-uuu uuuu
SSPBUF	6X10	8X10	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPADD	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
SSPCON1	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
SSPCON2	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
ADRESH	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADRESL	6X10	8X10	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	6X10	8X10	00 0000	00 0000	uu uuuu
ADCON1	6X10	8X10	00 0000	00 0000	uu uuuu
ADCON2	6X10	8X10	0-00 0000	0-00 0000	u-uu uuuu

## TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

**5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)					
Register	Appli Dev		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
CCPR1H	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR1L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP1CON	6X10	8X10	00 0000	00 0000	uu uuuu
CCPR2H	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR2L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP2CON	6X10	8X10	00 0000	00 0000	uu uuuu
CCPR3H	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR3L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP3CON	6X10	8X10	00 0000	00 0000	uu uuuu
CVRCON	6X10	8X10	000- 0000	000- 0000	uuu- uuuu
CMCON	6X10	8X10	0000 0111	0000 0111	uuuu uuuu
TMR3H	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR3L	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
T3CON	6X10	8X10	0000 0000	uuuu uuuu	uuuu uuuu
PSPCON	6X10	8X10	0000	0000	uuuu
SPBRG1	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
RCREG1	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
TXREG1	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
TXSTA1	6X10	8X10	0000 0010	0000 0010	uuuu uuuu
RCSTA1	6X10	8X10	0000 000x	0000 000x	uuuu uuuu
IPR3	6X10	8X10	111	111	uuu
PIR3	6X10	8X10	000	000	uuu <b>(1)</b>
PIE3	6X10	8X10	000	000	uuu
IPR2	6X10	8X10	11 1111	11 1111	uu uuuu
PIR2	6X10	8X10	00 0000	00 0000	uu uuuu <b>(1)</b>
PIE2	6X10	8X10	00 0000	00 0000	uu uuuu
IPR1	6X10	8X10	1111 1111	1111 1111	uuuu uuuu
PIR1	6X10	8X10	0000 0000	0000 0000	սսսս սսսս <b>(1)</b>
PIE1	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
MEMCON	6X10	8X10	0-0000	0-0000	u-uuuu
OSCTUNE	6X10	8X10	00-0 0000	00-0 0000	uu-u uuuu
TRISJ	6X10	8X10	1111 1111	1111 1111	uuuu uuuu
TRISH	6X10	8X10	1111 1111	1111 1111	uuuu uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 4-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

## PIC18F6310/6410/8310/8410

Register		cable ices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TRISG	6X10	8X10	1 1111	1 1111	u uuuu
TRISF	6X10	8X10	1111 1111	1111 1111	uuuu uuuu
TRISE	6X10	8X10	1111 1111	1111 1111	uuuu uuuu
TRISD	6X10	8X10	1111 1111	1111 1111	uuuu uuuu
TRISC	6X10	8X10	1111 1111	1111 1111	uuuu uuuu
TRISB	6X10	8X10	1111 1111	1111 1111	սսսս սսսս
TRISA <sup>(5)</sup>	6X10	8X10	1111 1111 <b>(5)</b>	1111 1111 <b>(5)</b>	uuuu uuuu <sup>(5)</sup>
LATJ	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATH	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATG	6X10	8X10	x xxxx	u uuuu	u uuuu
LATF	6X10	8X10	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATE	6X10	8X10	xxxx xxxx	uuuu uuuu	սսսս սսսս
LATD	6X10	8X10	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATC	6X10	8X10	XXXX XXXX	uuuu uuuu	սսսս սսսս
LATB	6X10	8X10	XXXX XXXX	uuuu uuuu	սսսս սսսս
LATA <sup>(5)</sup>	6X10	8X10	xxxx xxxx <sup>(5)</sup>	uuuu uuuu <sup>(5)</sup>	uuuu uuuu <b>(5)</b>
PORTJ	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTH	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTG	6X10	8X10	xx xxxx	uu uuuu	uu uuuu
PORTF	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTE	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTD	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTC	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTB	6X10	8X10	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTA <sup>(5)</sup>	6X10	8X10	xx0x 0000 <b>(5)</b>	uu0u 0000 <b>(5)</b>	uuuu uuuu <b>(5)</b>
SPBRGH1	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
BAUDCON1	6X10	8X10	01-0 0-00	01-0 0-00	uu-u u-uu
SPBRG2	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
RCREG2	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
TXREG2	6X10	8X10	0000 0000	0000 0000	uuuu uuuu
TXSTA2	6X10	8X10	0000 0010	0000 0010	uuuu uuuu
RCSTA2	6X10	8X10	0000 000x	0000 000x	นนนน นนนน

### TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

**5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

## 5.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Flash Microcontroller devices:

- Program Memory
- Data RAM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Program Memory"**.


## 5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F6310 and PIC18F8310 each have 8 Kbytes of Flash memory and can store up to 4,096 single-word instructions. The PIC18F6410 and PIC18F8410 each have 16 Kbytes of Flash memory and can store up to 8,192 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for the PIC18F6310/6410/8310/8410 devices are shown in Figure 5-1.



#### FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F6310/6410/8310/8410 DEVICES

#### 5.1.1 PIC18F8310/8410 PROGRAM MEMORY MODES

In addition to available on-chip FLASH program memory, 80-pin devices in this family can also address up to 2 Mbytes of external program memory through an external memory interface. There are four distinct operating modes available to the controllers:

- Microprocessor (MP)
- Microprocessor with Boot Block (MPBB)
- Extended Microcontroller (EMC)
- Microcontroller (MC)

The program memory mode is determined by setting the two Least Significant bits of the CONFIG3L configuration byte, as shown in Register 5-1. (See also **Section 23.1 "Configuration Bits"** for additional details on the device configuration bits.)

The program memory modes operate as follows:

• The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the physical limit of the on-chip Flash (3FFFh) causes a read of all '0's (a NOP instruction). The Microcontroller mode is also the only operating mode available to PIC18F6310 and PIC18F6410 devices.

- The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip Flash memory; above this, the device accesses external program memory up to the 2-Mbyte program space limit. As with Boot Block mode, execution automatically switches between the two memories as required.
- The **Microprocessor Mode** permits access only to external program memory; the contents of the on-chip Flash memory is ignored. The 21-bit program counter permits access to the entire 2-Mbyte linear program memory space.
- The Microprocessor with Boot Block Mode accesses on-chip Flash memory from addresses 000000h to 0007FFh. Above this, external program memory is accessed all the way up to the 2-Mbyte limit. Program execution automatically switches between the two memories as required.


In all modes, the microcontroller has complete access to data RAM.

Figure 5-2 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 5-1.

## REGISTER 5-1: CONFIG3L: CONFIGURATION BYTE REGISTER 3 LOW

	R/P-1	R/P-1	U-0	U-0	U-0	U-0	R/P-1	R/P-1	
	WAIT	BW	—	—	—	_	PM1	PM0	
	bit 7							bit 0	
bit 7	WAIT: External Bus Data Wait Enable bit								
	<ul> <li>1 = Wait selections unavailable, device will not wait</li> <li>0 = Wait programmed by WAIT1 and WAIT0 bits of MEMCOM register (MEMCOM&lt;5:4&gt;)</li> </ul>								
bit 6	BW: Extern	nal Bus Data	Width Sele	ct bit					
	<ul> <li>1 = 16-bit external bus data width</li> <li>0 = 8-bit external bus data width</li> </ul>								
bit 5-2	Unimplem	ented: Read	<b>d as</b> '0'						
bit 1-0	PM1:PM0:	Processor [	Data Memor	y Mode Sele	ect bits				
	<pre>11 = Microcontroller mode 10 = Microprocessor mode<sup>(1)</sup> 01 = Microcontroller with Boot Block mode<sup>(1)</sup> 00 = Extended Microcontroller mode<sup>(1)</sup></pre>								
	Note 1:	This mode	is available	only on PIC	18F8410 de	vices.			
	Legend:	Legend:							

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented b	oit, read as '0'
-n = Value after erase	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



## TABLE 5-1: MEMORY ACCESS FOR PIC18F8310/8410 PROGRAM MEMORY MODES

Orangting	Inter	nal Program Me	mory	External Program Memory		
Operating Mode	Execution From	Table Read From	Table Write To	Execution From	Table Read From	Table Write To
Microcontroller	Yes	Yes	Yes	No Access	No Access	No Access
Extended Microcontroller	Yes	Yes	Yes	Yes	Yes	Yes
Microprocessor	No Access	No Access	No Access	Yes	Yes	Yes
Microprocessor w/ Boot Block	Yes	Yes	Yes	Yes	Yes	Yes

© 2004 Microchip Technology Inc.

## 5.1.2 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.5.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

### 5.1.3 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer register, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special File Registers. Data can also be pushed to or popped from the stack using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

#### 5.1.3.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

### FIGURE 5-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



## 5.1.3.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-2) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. (Refer to **Section 23.1 "Configuration Bits**" for a description of the device configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software, or until a POR occurs.

Note:	Returning a value of zero to the PC on an
	underflow has the effect of vectoring the
	program to the Reset vector where the
	stack conditions can be verified and
	appropriate actions can be taken. This is
	not the same as a Reset, as the contents
	of the SFRs are not affected.

## 5.1.3.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

#### **REGISTER 5-2:** STKPTR: STACK POINTER REGISTER R/C-0 R/C-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 STKFUL STKUNF SP4 SP3 SP2 SP1 SP0 bit 7 bit 0 bit 7 STKFUL: Stack Full Flag bit<sup>(1)</sup> 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed STKUNF: Stack Underflow Flag bit<sup>(1)</sup> bit 6 1 = Stack underflow occurred 0 = Stack underflow did not occur bit 5 Unimplemented: Read as '0' bit 4-0 SP4:SP0: Stack Pointer Location bits Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2004 Microchip Technology Inc.

### 5.1.3.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 5.1.4 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the Status, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

#### EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	• • RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

#### 5.1.5 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

#### 5.1.5.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

### 5.1.5.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from the program memory. Data is transferred from program memory one byte at a time.

Table read operation is discussed further inSection 6.1 "Table Reads and Table Writes".

## 5.2 PIC18 Instruction Cycle

#### 5.2.1 CLOCKING SCHEME


The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-4.

#### 5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).


A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 5-4: CLOCK/INSTRUCTION CYCLE

### EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



#### 5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.2 "Program Counter").

Figure 5-5 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-5 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 24.0 "Instruction Set Summary" provides further details of the instruction set.

				LSB = 1	LSB = 0	Word Address $\downarrow$
	Program Memory					000000h
	Byte Locations $\rightarrow$				000002h	
					000004h	
			ĺ			000006h
Instruction 1:	MOVLW	055h	İ	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	ĺ	EFh	03h	00000Ah
			İ	F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 4	456h	C1h	23h	00000Eh
			İ	F4h	56h	000010h
			İ			000012h
			İ			000014h

## FIGURE 5-5: INSTRUCTIONS IN PROGRAM MEMORY

## 5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note:	See Section 5.5 "Program Memory and
	the Extended Instruction Set" for
	information on two-word instructions in the
	extended instruction set.

EXAMPLE 5-4:	<b>TWO-WORD INSTRUCTIONS</b>

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

## 5.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 5.6 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. PIC18F6310/6410/8310/8410 devices implement only 3 complete banks, for a total of 768 bytes. Figure 5-6 shows the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

#### 5.3.1 BANK SELECT REGISTER

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit bank pointer.


Most instructions in the PIC18 instruction set make use of the bank pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-7.


Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the Status register will still be affected as if the operation was successful. The data memory map in Figure 5-6 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.



#### FIGURE 5-6: DATA MEMORY MAP FOR PIC18F6310/6410/8310/8410 DEVICES



#### FIGURE 5-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

### 5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST configuration bit = 1). This is discussed in more detail in Section 5.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

#### 5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

<sup>© 2004</sup> Microchip Technology Inc.

### 5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy more than the top half of Bank 15 (F60h to FFFh). A list of these registers is given in Table 5-2 and Table 5-3. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and interrupt registers are described in their respective chapters, while the ALU's Status register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(1)</sup>	FBFh	CCPR1H	F9Fh	IPR1	F7Fh	SPBRGH1
FFEh	TOSH	FDEh	POSTINC2 <sup>(1)</sup>	FBEh	CCPR1L	F9Eh	PIR1	F7Eh	BAUDCON1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(1)</sup>	FBDh	CCP1CON	F9Dh	PIE1	F7Dh	(2)
FFCh	STKPTR	FDCh	PREINC2 <sup>(1)</sup>	FBCh	CCPR2H	F9Ch	MEMCON <sup>(3)</sup>	F7Ch	(2)
FFBh	PCLATU	FDBh	PLUSW2 <sup>(1)</sup>	FBBh	CCPR2L	F9Bh	OSCTUNE	F7Bh	(2)
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ <sup>(3)</sup>	F7Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	CCPR3H	F99h	TRISH <sup>(3)</sup>	F79h	(2)
FF8h	TBLPTRU	FD8h	STATUS	FB8h	CCPR3L	F98h	TRISG	F78h	(2)
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	CCP3CON	F97h	TRISF	F77h	(2)
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	(2)	F96h	TRISE	F76h	(2)
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON	F95h	TRISD	F75h	(2)
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC	F74h	(2)
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	(2)
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA	F72h	_(2)
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ <sup>(3)</sup>	F71h	(2)
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH <sup>(3)</sup>	F70h	_(2)
FEFh	INDF0 <sup>(1)</sup>	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG	F6Fh	SPBRG2
FEEh	POSTINC0 <sup>(1)</sup>	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF	F6Eh	RCREG2
FEDh	POSTDEC0 <sup>(1)</sup>	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE	F6Dh	TXREG2
FECh	PREINC0 <sup>(1)</sup>	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD	F6Ch	TXSTA2
FEBh	PLUSW0 <sup>(1)</sup>	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	RCSTA2
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB	F6Ah	_(2)
FE9h	FSR0L	FC9h	SSPBUF	FA9h	(2)	F89h	LATA	F69h	(2)
FE8h	WREG	FC8h	SSPADD	FA8h	(2)	F88h	PORTJ <sup>(3)</sup>	F68h	(2)
FE7h	INDF1 <sup>(1)</sup>	FC7h	SSPSTAT	FA7h	(2)	F87h	PORTH <sup>(3)</sup>	F67h	(2)
FE6h	POSTINC1 <sup>(1)</sup>	FC6h	SSPCON1	FA6h	(2)	F86h	PORTG	F66h	(2)
FE5h	POSTDEC1 <sup>(1)</sup>	FC5h	SSPCON2	FA5h	IPR3	F85h	PORTF	F65h	(2)
FE4h	PREINC1 <sup>(1)</sup>	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE	F64h	(2)
FE3h	PLUSW1 <sup>(1)</sup>	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD	F63h	(2)
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	(2)
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	(2)
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	(2)

#### TABLE 5-2: SPECIAL FUNCTION REGISTER MAP FOR PIC18F6310/6410/8310/8410 DEVICES

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 64-pin devices.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:	
TOSU	_	_	_	Top-of-Stack	Top-of-Stack Upper Byte (TOS<20:16>)						
TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						0000 0000	57, 64	
TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						0000 0000	57, 64	
STKPTR	STKFUL <sup>(6)</sup>	STKUNF <sup>(6)</sup>	_	Return Stack	Pointer				00-0 0000	57, 65	
PCLATU	_	_	_	Holding Regi	ster for PC<20	:16>			0 0000	57, 64	
PCLATH	Holding Regis	ster for PC<15	:8>	•					0000 0000	57, 64	
PCL	PC Low Byte (PC<7:0>)								0000 0000	57, 64	
TBLPTRU	_	_	bit 21	Program Mer	nory Table Poi	nter Upper By	te (TBLPTR<2	20:16>)	00 0000	57, 88	
TBLPTRH	Program Mer	nory Table Poi	nter High Byte	e (TBLPTR<15	i:8>)				0000 0000	57, 88	
TBLPTRL	Program Mer	nory Table Poi	nter Low Byte	(TBLPTR<7:0	)>)				0000 0000	57, 88	
TABLAT	Program Men	nory Table Lat	ch						0000 0000	57, 88	
PRODH	Product Regi	ster High Byte							xxxx xxxx	57, 99	
PRODL	Product Regi	ster Low Byte							xxxx xxxx	57, 99	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	57, 103	
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	57, 104	
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	57, 105	
INDF0	Uses content	s of FSR0 to a	ddress data n	nemory – value	e of FSR0 not	changed (not	a physical reg	ister)	N/A	57, 79	
POSTINC0	Uses content	s of FSR0 to a	iddress data n	nemory – value	e of FSR0 pos	t-incremented	(not a physica	al register)	N/A	57, 80	
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register)							N/A	57, 80		
PREINC0	Uses content	s of FSR0 to a	iddress data n	nemory – value	e of FSR0 pre-	incremented (	not a physical	register)	N/A	57, 80	
PLUSW0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register), N/A value of FSR0 offset by W						57, 80				
FSR0H	—		_	—	Indirect Data	Memory Addr	ess Pointer 0 I	High	xxxx	57, 79	
FSR0L	Indirect Data	Memory Addre	ess Pointer 0	Low Byte					xxxx xxxx	57, 79	
WREG	Working Regi	ster							XXXX XXXX	57	
INDF1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 not	changed (not	a physical reg	ister)	N/A	57, 79	
POSTINC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pos	t-incremented	(not a physica	al register)	N/A	57, 80	
POSTDEC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pos	t-decremented	d (not a physic	al register)	N/A	57, 80	
PREINC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pre-	incremented (	not a physical	register)	N/A	57, 80	
PLUSW1	Uses content value of FSR		iddress data n	nemory – value	e of FSR1 pre-	incremented (	not a physical	register),	N/A	57, 80	
FSR1H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 1 I	High	xxxx	57, 79	
FSR1L	Indirect Data	Memory Addre	ess Pointer 1	Low Byte					XXXX XXXX	57, 79	
BSR	_	_	_	_	Bank Select I	Register			0000	57, 69	
INDF2	Uses content	s of FSR2 to a	ddress data n	nemory – value	e of FSR2 not	changed (not	a physical reg	ister)	N/A	58, 79	
POSTINC2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 pos	t-incremented	(not a physica	al register)	N/A	58, 80	
POSTDEC2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 pos	t-decremented	d (not a physic	al register)	N/A	58, 80	
PREINC2				nemory – value					N/A	58, 80	
PLUSW2	Uses content value of FSR:		iddress data n	nemory – value	e of FSR2 pre-	incremented (	not a physical	register),	N/A	58, 80	
FSR2H	—	—	—	—	Indirect Data	Memory Addr	ess Pointer 2 I	High	xxxx	58, 79	
FSR2L	Indirect Data	Memory Addre	ess Pointer 2	Low Byte					xxxx xxxx	58, 79	
	1			N	OV	Z	DC	С	1	1	

TABLE 5-3:	REGISTER FILE SUMMARY	(PIC18F6310/6410/8310/8410)
------------	-----------------------	-----------------------------

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded locations are unimplemented, read as '0'. Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 64-pin devices, read as '0'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RG5 bit is only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

# PIC18F6310/6410/8310/8410

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TMR0H	Timer0 Regis	ter High Byte							0000 0000	58, 145
TMR0L	Timer0 Regis	ter Low Byte							xxxx xxxx	58, 145
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	58, 143
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	36, 58
HLVDCON	VDIRMAG		IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	58, 265
WDTCON	_	—	_	_	_	_	_	SWDTEN	0	58, 280
RCON	IPEN	SBOREN <sup>(1)</sup>	—	RI	TO	PD	POR	BOR	0q-1 11q0	50, 58, 115
TMR1H	Timer1 Regis	ter High Byte							xxxx xxxx	58, 151
TMR1L	Timer1 Regis	ter Low Byte							0000 0000	58, 151
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	58, 147
TMR2	Timer2 Regis	ter							1111 1111	58, 154
PR2	Timer2 Perio	d Register							-000 0000	58, 154
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	58, 153
SSPBUF	SSP Receive	Buffer/Transn	nit Register						0000 0000	58, 170, 178
SSPADD	SSP Address	Register in I <sup>2</sup>	C™ Slave Mo	de. SSP Baud	Rate Reload I	Register in I <sup>2</sup> C	C Master Mode		0000 0000	58, 178
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	58, 170, 179
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	58, 171, 180
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	58, 181
ADRESH	A/D Result R	egister High B	yte				•		xxxx xxxx	58, 254
ADRESL	A/D Result R	egister Low By	/te						0000 0000	58, 254
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	58, 245
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 qqqq	58, 246
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	58, 247
CCPR1H	Capture/Com	pare/PWM Re	gister 1 High I	Byte			•		xxxx xxxx	59, 160
CCPR1L	Capture/Com	pare/PWM Re	gister 1 Low E	Byte					xxxx xxxx	59, 160
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	59, 159
CCPR2H	Capture/Com	pare/PWM Re	gister 2 High I	Byte					xxxx xxxx	59, 160
CCPR2L	Capture/Com	pare/PWM Re	gister 2 Low E	Byte					0000 0000	59, 160
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	59, 159
CCPR3H	Capture/Com	pare/PWM Re	gister 3 High I	Byte			•		xxxx xxxx	59, 160
CCPR3L	Capture/Com	pare/PWM Re	gister 3 Low E	Byte					0000 0000	59, 160
CCP3CON	_	—	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	59, 159
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	59, 261
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	59, 255
TMR3H	Timer3 Regis	ter High Byte					•		0000 0000	59, 157
TMR3L	Timer3 Regis	ter Low Byte							0000 0000	59, 157
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	<b>T3SYNC</b>	TMR3CS	TMR3ON	0000 0000	59, 155
PSPCON	IBF	OBF	IBOV	PSPMODE	_	_	_	_	0000	59, 141

#### TABLE 5-3:REGISTER FILE SUMMARY (PIC18F6310/6410/8310/8410) (CONTINUED)

 Legend:
 x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as '0'. See

Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 64-pin devices, read as '0'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RG5 bit is only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
SPBRG1	EUSART1 Ba	aud Rate Gene	erator						0000 0000	59, 213
RCREG1	EUSART1 Receive Register								0000 0000	59, 220
TXREG1	EUSART1 Tra	ansmit Registe	er						XXXX XXXX	59, 218
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	XXXX XXXX	59, 210
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 0000	59, 211
IPR3	_	_	RC2IP	TX2IP	_	_	_	CCP3IP	001	59, 114
PIR3	_	_	RC2IF	TX2IF	_	_	_	CCP3IF	001	59, 108
PIE3	_	_	RC2IE	TX2IE	_	_	_	CCP3IE	001	59, 111
IPR2	OSCFIP	CMIP	_	_	BCLIP	HLVDIP	TMR3IP	CCP2IP	11 1111	59, 113
PIR2	OSCFIF	CMIF	_	_	BCLIF	HLVDIF	TMR3IF	CCP2IF	00 0000	59, 107
PIE2	OSCFIE	CMIE	_	_	BCLIE	HLVDIE	TMR3IE	CCP2IE	00 0000	59, 110
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	59, 112
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	59, 106
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	59, 109
MEMCON <sup>(2)</sup>	EBDIS	_	WAIT1	WAIT0	_	_	WM1	WM0	0-0000	59, 89
OSCTUNE	INTSRC	PLLEN <sup>(3)</sup>	_	TUN4	TUN3	TUN2	TUN1	TUN0	00-0 0000	33, 59
TRISJ <sup>(2)</sup>	Data Direction	n Control Regi	ster for PORT	J					1111 1111	59, 139
TRISH <sup>(2)</sup>	Data Direction	n Control Regi	ster for PORT	Ή					1111 1111	59, 137
TRISG	— — Data Direction Control Register for PORTG								1 1111	60, 135
TRISF	Data Direction Control Register for PORTF 1111 1111								60, 133	
TRISE	Data Direction Control Register for PORTE 1111 11:								1111 1111	60, 131
TRISD	Data Direction Control Register for PORTD 1111 1111								60, 128	
TRISC	Data Direction Control Register for PORTC 1111 1111								60, 125	
TRISB	Data Direction Control Register for PORTB 1111 1111								60, 122	
TRISA	TRISA7 <sup>(5)</sup>	TRISA6 <sup>(5)</sup>	Data Directio	n Control Reg	ister for PORT	A			1111 1111	60, 119
LATJ <sup>(2)</sup>	Read PORTJ	Data Latch, V	Vrite PORTJ D	Data Latch					xxxx xxxx	60, 139
LATH <sup>(2)</sup>	Read PORTH	I Data Latch, \	Vrite PORTH	Data Latch					xxxx xxxx	60, 137
LATG		-		Read PORTO	G Data Latch, V	Write PORTG	Data Latch		x xxxx	60, 135
LATF	Read PORTF	Data Latch, V	Vrite PORTF I	Data Latch					xxxx xxxx	60, 133
LATE	Read PORTE	Data Latch, V	Vrite PORTE	Data Latch					xxxx xxxx	60, 131
LATD	Read PORTE	Data Latch, V	Vrite PORTD	Data Latch					xxxx xxxx	60, 128
LATC	Read PORTC	C Data Latch, \	Vrite PORTC	Data Latch					xxxx xxxx	60, 125
LATB		B Data Latch, V	Vrite PORTB	Data Latch					xxxx xxxx	60, 122
LATA	LATA7 <sup>(5)</sup>	LATA6 <sup>(5)</sup>	Read PORTA	A Data Latch, V	Vrite PORTA D	Data Latch			xxxx xxxx	60, 119
PORTJ <sup>(2)</sup>	Read PORTJ	pins, Write PO	ORTJ Data La	tch					xxxx xxxx	60, 139
PORTH <sup>(2)</sup>	Read PORTH	l pins, Write P	ORTH Data L	atch					xxxx xxxx	60, 137
PORTG	—	—	RG5 <sup>(4)</sup>	Read PORTO	G pins <4:0>, V	Vrite PORTG	Data Latch <4	:0>	xx xxxx	60, 135
PORTF	Read PORTF	pins, Write P	ORTF Data La	atch					xxxx xxxx	60, 133
PORTE	Read PORTE	E pins, Write P	ORTE Data La	atch					xxxx xxxx	60, 131
PORTD	Read PORTE	) pins, Write P	ORTD Data L	atch					xxxx xxxx	60, 128
PORTC	Read PORTO	C pins, Write P	ORTC Data L	atch					xxxx xxxx	60, 125
PORTB	Read PORTE	3 pins, Write P	ORTB Data La	atch					xxxx xxxx	60, 122
·		Read PORTB pins, Write PORTB Data Latch     xxxx xxxx     6       RA7 <sup>(5)</sup> RA6 <sup>(5)</sup> Read PORTA pins, Write PORTA Data Latch     xxxx x0x 0000     6								

#### TABLE 5-3:REGISTER FILE SUMMARY (PIC18F6310/6410/8310/8410) (CONTINUED)

 Legend:
 x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 64-pin devices, read as '0'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RG5 bit is only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

#### TABLE 5-3:REGISTER FILE SUMMARY (PIC18F6310/6410/8310/8410) (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
SPBRGH1	EUSART1 Ba	0000 0000	60, 213							
BAUDCON1	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	60, 212
SPBRG2	AUSART2 Ba	AUSART2 Baud Rate Generator								
RCREG2	AUSART2 Re	AUSART2 Receive Register								
TXREG2	AUSART2 Tra	AUSART2 Transmit Register xxxx xx								60, 236
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	60, 232
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	60, 233

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded locations are unimplemented, read as '0'. Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 64-pin devices, read as '0'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RG5 bit is only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

#### 5.3.5 STATUS REGISTER

**REGISTER 5-3:** 

The Status register, shown in Register 5-3, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the status is updated according to the instruction performed. Therefore, the result of an instruction with the Status register as its destination may be different than intended. As an example, CLRF STATUS, will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu').

U-0

STATUS REGISTER

U-0

U-0

It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the Status register, because these instructions do not affect the Z, C, DC, OV or N bits in the Status register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 24-2 and Table 24-3.

Note:	The C and DC bits operate as a borrow and
	digit borrow bit, respectively, in subtraction.

R/W-x

R/W-x

R/W-x

	—	—	—	Ν	OV	Z	DC	С		
	bit 7							bit 0		
bit 7-5 bit 4	N: Negativ This bit is u negative (A 1 = Result	Unimplemented: Read as '0' N: Negative bit This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1). 1 = Result was negative 0 = Result was positive OV: Overflow bit								
bit 3	This bit is u 7-bit magn 1 = Overflo	<ul> <li>OV: Overflow bit</li> <li>This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit 7) to change state.</li> <li>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)</li> <li>0 = No overflow occurred</li> </ul>								
bit 2	<ul> <li>Z: Zero bit</li> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>									
bit 1	For ADDWF	v-out from th ry-out from t	bit BLW and SUB e 4th low-or he 4th low-o 7, the polari	der bit of the order bit of th	e result occu ne result		ecuted by	adding the		
bit 0	<b>C</b> : Carry/bo	2's comple is loaded w	ment of the vith either bit	second ope	rand. For ro	<b>tate (</b> RRF, RI				
	For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred									
	Note:									
	Legend:									
	R = Reada	able bit	VV = V	Vritable bit	U = Unir	nplemented	bit, read as	'0'		
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is ι	unknown		

R/W-x

R/W-x

## © 2004 Microchip Technology Inc.

### 5.4 Data Addressing Modes

Note:	The execution of some instructions in the core PIC18 instruction set are changed					
	when the PIC18 extended instruction set is					
	enabled. See Section 5.6 "Data Memory					
	and the Extended Instruction Set" for					
	more information.					

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST configuration bit = 1). Its operation is discussed in greater detail in **Section 5.6.1 "Indexed Addressing with Literal Offset**".

## 5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device, or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode, because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

#### 5.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General **Purpose Register File**"), or a location in the Access Bank (**Section 5.3.2** "**Access Bank**") as the data source for the instruction.

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on, or the W register.

## 5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 5-5. It also enables users to perform indexed addressing and other Stack Pointer operations for program memory in data memory.

#### EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING


			-	
	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTIN	UE		;	YES, continue

## 5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.



## FIGURE 5-8: INDIRECT ADDRESSING

## 5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC: accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC: increments the FSR value by '1', then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the Status register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

## 5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair, but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

## 5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

# 5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of indirect addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

## 5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an address pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

### 5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE


Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 24.2.1** "Extended Instruction Syntax".

## PIC18F6310/6410/8310/8410

#### FIGURE 5-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)




## 5.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 5-10. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard indirect addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use direct addressing and the normal Access Bank map.

## 5.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

#### FIGURE 5-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

## 6.0 PROGRAM MEMORY

For PIC18FX310/X410 devices, the on-chip program memory is implemented as read-only memory. It is readable over the entire VDD range during normal operation; it cannot be written to or erased. Reads from program memory are executed one byte at a time.

PIC18F8410 devices also implement the ability to read, write to and execute code from external memory devices using the external memory interface. In this implementation, external memory is used as all or part of the program memory space. The operation of the physical interface is discussed in **Section 7.0 "External Memory Interface"**.

In all devices, a value written to the program memory space does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

## 6.1 Table Reads and Table Writes

To read and write to the program memory space, there are two operations that allow the processor to move bytes between the program memory space and the data RAM: table read (TBLRD) and table write (TBLWT).


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and places it into the data RAM space. Table write operations place data from the data memory space on the external data bus. The actual process of writing the data to the particular memory device is determined by the requirements of the device itself. Figure 6-1 shows the table operations as they relate to program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into an external program memory, program instructions will need to be word-aligned.

Note: Although it cannot be used in PIC18F6310 devices in normal operation, the TBLWT instruction is still implemented in the instruction set. Executing the instruction takes two instruction cycles, but effectively results in a NOP. The TBLWT instruction is available in programming modes and is used during In-Circuit Serial Programming (ICSP).





## 6.2 Control Registers

Two control registers are used in conjunction with the TBLRD and TBLWT instructions: the TABLAT register and the TBLPTR register set.

### 6.2.1 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between the program memory space and data RAM.

#### 6.2.2 TBLPTR – TABLE POINTER REGISTER

The Table Pointer register (TBLPTR) addresses a byte within the program memory. It is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). Only the lower six bits of TBLPTRU are used with TBLPTRH and TBLPTRL to form a 22-bit wide pointer.

The contents of TBLPTR indicate a location in program memory space. The low-order 21 bits allow the device to address the full 2 Mbytes of program memory space. The 22nd bit allows access to the configuration space, including the device ID, user ID locations and the configuration bits.

The TBLPTR register set is updated when executing a TBLRD or TBLWT operation in one of four ways, based on the instruction's arguments. These are detailed in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

When a TBLRD or TBLWT is executed, all 22 bits of the TBLPTR determine which address in the program memory space is to be read or written to.

#### TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write


## 6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from the program memory space and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing  $\tt TBLRD$  places the byte pointed to into TABLAT.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-2 shows the interface between the internal program memory and the TABLAT.

A typical method for reading data from program memory is shown in Example 6-1.



### FIGURE 6-2: READS FROM PROGRAM MEMORY

-				
	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the word
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
READ WORD				
—	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD EVEN		
	TBLRD*+	_	;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD ODD		
		—		

#### EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

## 6.4 Writing to Program Memory Space (PIC18F8310/8410 only)

The table write operation outputs the contents of the TBLPTR and TABLAT registers to the external address and data busses of the external memory interface. Depending on the program memory mode selected, the operation may target any byte address in the device's memory space. What happens to this data depends largely on the external memory device being used.

For PIC18 devices with Enhanced Flash memory, a single algorithm is used for writing to the on-chip program array. In the case of external devices, however, the algorithm is determined by the type of memory device and its requirements. In some cases, a specific instruction sequence must be sent before data can be written or erased. Address and data demultiplexing, chip select operation and write time requirements must all be considered in creating the appropriate code.

The connection of the data and address busses to the memory device are dictated by the interface being used, the data bus width and the target device. When using a 16-bit data path, the algorithm must take into account the width of the target memory.

Another important consideration is the write time requirement of the target device. If this is longer than the time that a TBLWT operation makes data available on the interface, the algorithm must be adjusted to lengthen this time. It may be possible, for example, to buy enough time by increasing the length of the wait state on table operations.

In all cases, it is important to remember that instructions in the program memory space are word-aligned, with the Least Significant bit always being written to an even-numbered address (LSb = 0). If data is being stored in the program memory space, word alignment of the data is not required.

A complete overview of interface algorithms is beyond the scope of this data sheet. The best place for timing and instruction sequence requirements is the data sheet of the memory device in question. For additional information on algorithm design for the external memory interface, refer to Microchip application note AN869, "External Memory Interfacing Techniques for the PIC18F8XXX" (DS00869).

#### 6.4.1 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

## 6.4.2 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the application writes to external memory on a frequent basis, it may be necessary to implement an error trapping routine to handle these unplanned events.

## 6.5 Erasing External Memory (PIC18F8310/8410 only)

Erasure is implemented in different ways on different devices. In many cases, it is possible to erase all or part of the memory by issuing a specific command. In some devices, it may be necessary to write '0's to the locations to be erased. For specific information, consult the external memory device's data sheet for clarification.

## 6.6 Writing and Erasing On-Chip Program Memory (ICSP Mode)

While the on-chip program memory is read-only in normal operating mode, it can be written to and erased as a function of In-Circuit Serial Programming (ICSP). In this mode, the TBLWT operation is used in all devices to write to blocks of 64 bytes (32 words) at one time. Write blocks are boundary-aligned with the code protection blocks. Special commands are used to erase one or more code blocks of the program memory, or the entire device. The TBLWT operation on write blocks is somewhat different than the word write operations for PIC18F8310/8410 devices described here. A more complete description of block write operations is provided in the Microchip document *"Programming Specifications for PIC18FX410/X490 Flash MCUs"* (DS39624).

## 6.7 Flash Program Operation During Code Protection

See Section 23.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

TABLE 6-2:	REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TBLPTRU	—	—	bit 21	0	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)				57
TBLPTRH	Program Me	Program Memory Table Pointer High Byte (TBLPTR<15:8>)				57			
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)				57				
TABLAT	Program Memory Table Latch					57			

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

## 7.0 EXTERNAL MEMORY INTERFACE

Note:	The external memory interface is r	not
	implemented on PIC18F6310 a	and
	PIC18F6410 (64-pin) devices.	

The external memory interface allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals. A list of the pins and their functions is provided in Table 7-1.

As implemented here, the interface is similar to that introduced on PIC18F8X20 microcontrollers. The most notable difference is that the interface on PIC18F8310/8410 devices supports both 16-bit and Multiplexed 8-bit Data Width modes; it does not support the 8-bit Demultiplexed mode. The bus width mode is set by the BW configuration bit when the device is programmed and cannot be changed in software.

The operation of the interface is controlled by the MEMCON register (Register 7-1). Clearing the EBDIS bit (MEMCON<7>) enables the interface and disables the I/O functions of the ports, as well as any other multiplexed functions. Setting the bit disables the interface and enables the ports.

For a more complete discussion of the operating modes that use the external memory interface, refer to Section 7.1 "Program Memory Modes and the External Memory Interface".

### REGISTER 7-1: MEMCON: MEMORY CONTROL REGISTER

	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	EBDIS	—	WAIT1	WAIT0	—	—	WM1	WM0
_	bit7							bit0

bit 7	EBDIS: External Bus Disab	ole bit		
	<ul><li>1 = External system bus dis</li><li>0 = External system bus er</li></ul>	•		as I/O ports
bit 6	Unimplemented: Read as	ʻ0 <b>'</b>		
bit 5-4	WAIT1:WAIT0: Table Read	s and Writes Bus Cy	cle Wait Count bits	
	11 = Table reads and write 10 = Table reads and write 01 = Table reads and write 00 = Table reads and write	s will wait 1 Tcy s will wait 2 Tcy		
bit 3-2	Unimplemented: Read as	ʻ0 <b>'</b>		
bit 1-0	WM1:WM0: TBLWRT Opera	ation with 16-bit Bus \	Nidth bits	
	<pre>lx = Word Write mode: TA is written</pre>	BLAT0 and TABLAT1	I word output, WRH ad	ctive when TABLAT1
	01 = Byte Select mode: TA will activate	ABLAT data copied on	both MSB and LSB,	WRH and ( $\overline{UB}$ or $\overline{LB}$ )
	00 = Byte Write mode: TAB	BLAT data copied on I	both MSB and LSB, $\overline{W}$	/RH or WRL will activate
	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Nama	Port	Bit	Function
Name		BIt	
RD0/AD0/PSP0	PORTD	0	Input/Output or System Bus Address bit 0 or Data bit 0 or Parallel Slave Port bit 0
RD1/AD1/PSP1	PORTD	1	Input/Output or System Bus Address bit 1 or Data bit 1 or Parallel Slave Port bit 1
RD2/AD2/PSP2	PORTD	2	Input/Output or System Bus Address bit 2 or Data bit 2 or Parallel Slave Port bit 2
RD3/AD3/PSP3	PORTD	3	Input/Output or System Bus Address bit 3 or Data bit 3 or Parallel Slave Port bit 3
RD4/AD4/PSP4	PORTD	4	Input/Output or System Bus Address bit 4 or Data bit 4 or Parallel Slave Port bit 4
RD5/AD5/PSP5	PORTD	5	Input/Output or System Bus Address bit 5 or Data bit 5 or Parallel Slave Port bit 5
RD6/AD6/PSP6	PORTD	6	Input/Output or System Bus Address bit 6 or Data bit 6 or Parallel Slave Port bit 6
RD7/AD7/PSP7	PORTD	7	Input/Output or System Bus Address bit 7 or Data bit 7 or Parallel Slave Port bit 7
RE0/AD8/RD	PORTE	0	Input/Output or System Bus Address bit 8 or Data bit 8 or Parallel Slave Port Read Control pin
RE1/AD9/WR	PORTE	1	Input/Output or System Bus Address bit 9 or Data bit 9 or Parallel Slave Port Write Control pin
RE2/AD10/CS	PORTE	2	Input/Output or System Bus Address bit 10 or Data bit 10 or Parallel Slave Port Chip Select pin
RE3/AD11	PORTE	3	Input/Output or System Bus Address bit 11 or Data bit 11
RE4/AD12	PORTE	4	Input/Output or System Bus Address bit 12 or Data bit 12
RE5/AD13	PORTE	5	Input/Output or System Bus Address bit 13 or Data bit 13
RE6/AD14	PORTE	6	Input/Output or System Bus Address bit 14 or Data bit 14
RE7/CCP2 <sup>(1)</sup> /AD15	PORTE	7	Input/Output or Capture 2 Input/Compare 2 Output/PWM 2 Output pin or System Bus Address bit 15 or Data bit 15
RH0/AD16	PORTH	0	Input/Output or System Bus Address bit 16
RH1/AD17	PORTH	1	Input/Output or System Bus Address bit 17
RH2/AD18	PORTH	2	Input/Output or System Bus Address bit 18
RH3/AD19	PORTH	3	Input/Output or System Bus Address bit 19
RJ0/ALE	PORTJ	0	Input/Output or System Bus Address Latch Enable (ALE) Control pin
RJ1/OE	PORTJ	1	Input/Output or System Bus Output Enable (OE) Control pin
RJ2/WRL	PORTJ	2	Input/Output or System Bus Write Low (WRL) Control pin
RJ3/WRH	PORTJ	3	Input/Output or System Bus Write High (WRH) Control pin
RJ4/BA0	PORTJ	4	Input/Output or System Bus Byte Address bit 0
RJ5/CE	PORTJ	5	Input/Output or System Bus Chip Enable (CE) Control pin
RJ6/LB	PORTJ	6	Input/Output or System Bus Lower Byte Enable (LB) Control pin
RJ7/UB	PORTJ	7	Input/Output or System Bus Upper Byte Enable (UB) Control pin

### TABLE 7-1: PIC18F8310/8410 EXTERNAL BUS – I/O PORT FUNCTIONS

Note 1: Alternate assignment for CCP2 when CCP2MX configuration bit is cleared (all devices in Microcontroller mode).

## 7.1 Program Memory Modes and the External Memory Interface

As previously noted, PIC18F8310/8410 devices are capable of operating in any one of four program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depends on the program memory mode selected, as well as the setting of the EBDIS bit.

In **Microcontroller mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted.

In **Microprocessor mode**, the external bus is always active and the port pins have only the external bus function.

In **Microprocessor with Boot Block** or **Extended Microcontroller mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing table read/table write operations on the external program memory space, the pins will have the external bus function. If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

When the device is executing out of internal memory (EBDIS = 0) in Microprocessor with Boot Block mode or Extended Microcontroller mode, the control signals will NOT be active. They will go to a state where the AD<15:0> and A<19:16> are tri-state; the  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WRH}$ ,  $\overline{WRL}$ ,  $\overline{UB}$  and  $\overline{LB}$  signals are '1'; ALE and BA0 are '0'.

## 7.2 16-Bit Mode

In 16-bit mode, the external memory interface can be connected to external memories in three different configurations:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

The configuration to be used is determined by the WM1:WM0 bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits, A<15:0>, are available on the external memory interface bus. Following the address latch, the Output Enable signal ( $\overline{OE}$ ) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal ( $\overline{CE}$ ) is active


at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

#### 7.2.1 16-BIT BYTE WRITE MODE

Figure 7-1 shows an example of 16-bit Byte Write mode for PIC18F8310/8410 devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and <u>lower bytes</u> of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.



## 7.2.2 16-BIT WORD WRITE MODE

Figure 7-2 shows an example of 16-bit Word Write mode for PIC18F6410 devices. This mode is used for word-wide memories, which includes some of the EPROM and Flash type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD15:AD0 bus. The contents of the holding latch are presented on the lower byte of the AD15:AD0 bus.

The WRH signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.





FIGURE 7-2: 16-BIT WORD WRITE MODE EXAMPLE

## 7.2.3 16-BIT BYTE SELECT MODE

Figure 7-3 shows an example of 16-bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices.


During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written, based on the Least Significant bit of the TBLPTR register. Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the UB or LB signals to select the byte.






### 7.2.4 16-BIT MODE TIMING


The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-4 through Figure 7-6.



## FIGURE 7-4: EXTERNAL MEMORY BUS TIMING FOR TBLRD (MICROPROCESSOR MODE)

## FIGURE 7-5: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)






## 7.3 8-Bit Mode

The external memory interface implemented in PIC18F6410 devices operates only in Multiplexed 8-bit mode; data shares the 8 Least Significant bits of the address bus.

Figure 7-1 shows an example of 8-bit Multiplexed mode for PIC18F8310/8410 devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (Tcr). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 Tcr (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered along with setup and hold times. The Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the external memory interface bus. The Output Enable signal ( $\overline{OE}$ ) will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The Least Significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal ( $\overline{CE}$ ) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.


During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate level of the BA0 control line is strobed on the LSb of the TBLPTR.




#### FIGURE 7-7: 8-BIT MULTIPLEXED MODE EXAMPLE

### 7.3.1 8-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-4 through Figure 7-6.




## FIGURE 7-9: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)



© 2004 Microchip Technology Inc.

## PIC18F6310/6410/8310/8410



#### FIGURE 7-10: EXTERNAL MEMORY BUS TIMING FOR SLEEP (MICROPROCESSOR MODE)

## 8.0 8 x 8 HARDWARE MULTIPLIER

### 8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair PRODH:PRODL. The multiplier's operation does not affect any flags in the Status register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

## 8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

### EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;	ARG1 * ARG2 ->
MULWF	ARG2		PRODH:PRODL

## EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY

		ROUTINE	
MOVF	ARG1, W		
MULWF	ARG2	; ARG1 * ARG2 ->	
		; PRODH:PRODL	
BTFSC	ARG2, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; - ARG1	
MOVF	ARG2, W		
BTFSC	ARG1, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; – ARG2	

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 x 9 upgigpod	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
9 x 9 signad	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 µs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 v 16 uppigpod	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 µs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 µs	

### TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

#### EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0		ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

### EXAMPLE 8-3:

#### 16 x 16 UNSIGNED MULTIPLY ROUTINE

MOUT		
	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF	PRODL, RESO	;
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H->
		; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	;
;		
MOVF	ARG1L, W	
MULWF	ARG2H	; ARG1L * ARG2H->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWF	C RES2, F	;
CLRF	WREG	;
ADDWF	C RES3, F	;
;		
MOVF	ARG1H, W	;
MULWF	ARG2L	; ARG1H * ARG2L->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWF	C RES2, F	i
CLRF	WREG	;
	C RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

#### EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0= ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

#### EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

r				
	MOVF	ARG1L, W		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH: PRODL
	MOVFF	PRODH, RES1	;	
	MOVFF	PRODL, RESO	;	
;				
	MOVF	ARG1H, W		
		ARG2H	;	ARG1H * ARG2H ->
			;	PRODH: PRODL
	MOVFF	PRODH, RES3	;	
		PRODL, RES2		
;				
	MOVF	ARG1L, W		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
				PRODH: PRODL
	MOVF	PRODL, W	;	
		RES1, F		Add cross
		PRODH, W		products
		RES2, F	;	F= - 20000
		WREG	;	
		RES3, F	;	
	11DDM1 C	1000, 1	'	
'	MOVE	ARG1H, W		
		ARG2L	;	ARG1H * ARG2L ->
	HOLWI	ARGZE		PRODH:PRODL
	MOVF	PRODL, W		FRODIT. FRODE
		RES1, F	;	Add cross
		PRODH, W		products
		RES2, F		produces
		WREG	; ;	
		RES3, F	;	
	ADDWIC	RE05, 1	'	
;	BTESS	ARG2H, 7		ARG2H:ARG2L neg?
		SIGN ARG1	΄.	no, check ARG1
		ARG1L, W		no, check Akor
		RES2	; ;	
		ARG1H, W	;	
	SUBWFB		'	
	DODMLD	0.000		
; STCI	N ARG1			
0101	_	ARG1H, 7		ARG1H:ARG1L neg?
	BRA	CONT CODE		
	MOVF	ARG2L, W		no, done
		RES2	;	
			;	
	SUBWFB	ARG2H, W	;	
	SODMLR	c ويت ا		
; COM	יייניטט יי			
	T_CODE			
	:			

## 9.0 INTERRUPTS

The PIC18F6310/6410/8310/8410 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

**Note:** Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

# PIC18F6310/6410/8310/8410





#### 9.1 **INTCON Registers**

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### **REGISTER 9-1:** INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7

**GIE/GIEH:** Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts 0 = Disables all interrupts bit 6 PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit bit 5 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt bit 4 **INTOIE:** INTO External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt bit 3 **RBIE:** RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow bit 1 INTOIF: INTO External Interrupt Flag bit

- 1 = The INT0 external interrupt occurred (must be cleared in software)
- 0 = The INT0 external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit
  - 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
  - 0 = None of the RB7:RB4 pins have changed state
    - Note: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## PIC18F6310/6410/8310/8410

<b>REGISTER 9-2:</b>	INTCON	2: INTERRU	IPT CONT	ROL REGIS	STER 2						
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP			
	bit 7							bit 0			
L 11 <b>7</b>			Eachte bit								
bit 7		)RTB Pull-up )RTB pull-ups		d							
		B pull-ups ar			ort latch val	ues					
bit 6	INTEDG0:	External Inte	errupt 0 Edg	e Select bit							
	<ul> <li>1 = Interrupt on rising edge</li> <li>0 = Interrupt on falling edge</li> </ul>										
bit 5	INTEDG1: External Interrupt 1 Edge Select bit										
	<ul> <li>1 = Interrupt on rising edge</li> <li>0 = Interrupt on falling edge</li> </ul>										
bit 4	INTEDG2:										
	<ul> <li>1 = Interrupt on rising edge</li> <li>0 = Interrupt on falling edge</li> </ul>										
bit 3	INTEDG3: External Interrupt 3 Edge Select bit										
		upt on rising e upt on falling									
bit 2	TMR0IP: 7	TMR0 Overflo	w Interrupt	Priority bit							
	<ul><li>1 = High priority</li><li>0 = Low priority</li></ul>										
bit 1	INT3IP: INT3 External Interrupt Priority bit										
	<ul><li>1 = High priority</li><li>0 = Low priority</li></ul>										
bit 0	RBIP: RB Port Change Interrupt Priority bit										
	1 = High p 0 = Low p										
	Legend:										
	R = Reada	able bit	VV = V	Vritable bit	U = Unim	plemented l	oit, read as '	D,			

R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

INTCON3	: INTERRU	PT CONT	ROL REGI	STER 3				
R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	
bit 7							bit	
INT2IP: INT2 External Interrupt Priority bit 1 = High priority 0 = Low priority								
$1 = High  _{0}$ $0 = Low p$								
INT3IE: IN	T3 External	Interrupt Er	able bit					
	es the INT3 e		•					
	les the INT3							
	IT2 External	•						
	es the INT2 e les the INT2							
	T1 External		-					
	es the INT1 e	•						
	les the INT1							
INT3IF: IN	IT3 External I	Interrupt Fla	ag bit					
	NT3 external	•	•	be cleared	in software)			
	NT3 external	•						
	IT2 External I	•	•					
	NT2 external NT2 external			be cleared	In software			
	IT1 External I							
	NT1 external		0	be cleared	in software)			
	NT1 external	•	•		,			
Legend:								
R = Read	able bit	W = V	Nritable bit	U = Unir	nplemented	bit, read as	'0'	
-n = Value	at POR	'1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is ι	Inknown	

## REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

## 9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

### REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit
1 = A read or a write operation has taken place (must be cleared in software)
0 = No read or write has occurred
ADIF: A/D Converter Interrupt Flag bit
<ul> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> </ul>
RC1IF: EUSART Receive Interrupt Flag bit
<ul> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> </ul>
TX1IF: EUSART Transmit Interrupt Flag bit
<ul> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> </ul>
SSPIF: Master Synchronous Serial Port Interrupt Flag bit
<ul> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> </ul>
CCP1IF: CCP1 Interrupt Flag bit
<u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred
Compare mode:
<ul> <li>1 = A TMR1/TMR3 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1/TMR3 register compare match occurred</li> </ul>
<u>PWM mode:</u> Unused in this mode.
TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
<ul> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> <li>0 = No TMR2 to PR2 match occurred</li> </ul>
TMR1IF: TMR1 Overflow Interrupt Flag bit
<ul> <li>1 = TMR1 register overflowed (must be cleared in software)</li> <li>0 = TMR1 register did not overflow</li> </ul>

Logona.				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

REGISTER 9-5:	PIR2: PER		INTERRU	PT REQUE	ST (FLAG	) REGISTI	ER 2			
	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	OSCFIF	CMIF	_		BCLIF	HLVDIF	TMR3IF	CCP2IF		
	bit 7							bit 0		
bit 7	OSCFIF: O	scillator Fail	Interrupt Fl	ag bit						
		<ul> <li>1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)</li> <li>0 = Device clock operating</li> </ul>								
bit 6	CMIF: Com	CMIF: Comparator Interrupt Flag bit								
		arator input h arator input h		l (must be cl nged	eared in sof	tware)				
bit 5-4	Unimpleme	Unimplemented: Read as '0'								
bit 3	BCLIF: Bus	s Collision Ir	terrupt Flag	bit						
				be cleared i	n software)					
		collision oc								
bit 2		•	•	Interrupt Fla	•	<i>u</i> )				
		0		ed (must be e Low-Voltag		,				
bit 1	TMR3IF: T	MR3 Overflo	w Interrupt	Flag bit						
		register ove register did		st be cleared	d in software	e)				
bit 0		CP2 Interrup								
	Capture mo		n nay bit							
	1 = A TMR			e occurred (i	nust be clea	ared in softw	vare)			
	Compare m		gister captu							
			ister compa	re match oc	curred (mus	t be cleared	in software)			
			gister comp	are match o	ccurred					
	PWM mode									
	Unused in t	nis mode.								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2004 Microchip	Technology Inc.

-n = Value at POR

**REGISTER 9-6:** 

JI LIX 3-0.							_1\ 5			
	U-0	U-0	R-0	R-0	U-0	U-0	U-0	R/W-0		
	—	_	RC2IF	TX2IF	—	—	—	CCP3IF		
	bit 7							bit 0		
bit 7-6	Unimpleme									
bit 5	RC2IF: AUSART Receive Interrupt Flag bit									
	<ul> <li>1 = The AUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The AUSART receive buffer is empty</li> </ul>									
bit 4	TX2IF: AUSART Transmit Interrupt Flag bit									
	<ul> <li>1 = The AUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The AUSART transmit buffer is full</li> </ul>									
bit 3-1	Unimplemented: Read as '0'									
bit 0	CCP3IF: CC	P3 Interrup	ot Flag bit							
	$\frac{\text{Capture mod}}{1 = \text{A TMR}^2}$ $0 = \text{No TMR}$	1/TMR3 reg				ared in softw	vare)			
	<u>Compare mo</u> 1 = A TMR1 0 = No TMF	1/TMR3 reg		t be cleared	in software)					
	<u>PWM mode:</u>									
	Unused in th	nis mode.								
	Legend:									
	R = Readat	ole bit	W = W	ritable bit	U = Unir	nplemented	bit, read as	'0'		

'1' = Bit is set

**PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3** 

'0' = Bit is cleared x = Bit is unknown

## 9.3 **PIE Registers**

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

<b>REGISTER 9-7:</b>	PIE1: PER	IPHERAL	INTERRU	PT ENABL	E REGIST	ER 1				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	1 = Enable	<b>PSPIE:</b> Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt								
bit 6	ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt									
bit 5	<b>RC1IE:</b> EU 1 = Enable	<ul> <li>0 = Disables the A/D interrupt</li> <li>RC1IE: EUSART Receive Interrupt Enable bit</li> <li>1 = Enables the EUSART receive interrupt</li> <li>P Enables the EUSART receive interrupt</li> </ul>								
bit 4	<ul> <li>0 = Disables the EUSART receive interrupt</li> <li>TX1IE: EUSART Transmit Interrupt Enable bit</li> <li>1 = Enables the EUSART transmit interrupt</li> <li>0 = Disables the EUSART transmit interrupt</li> </ul>									
bit 3	<ul> <li>SSPIE: Master Synchronous Serial Port Interrupt Enable bit</li> <li>1 = Enables the MSSP interrupt</li> <li>0 = Disables the MSSP interrupt</li> </ul>									
bit 2	•									
bit 1	<b>TMR2IE:</b> TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt									
bit 0	<b>TMR1IE:</b> T 1 = Enable	MR1 Overflo s the TMR1	overflow int overflow int	Enable bit errupt						
	Legend:	bla bit	10/ - 10	(ritable bit	11_1/~:~	plomontod	hit read as	·0'		

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## PIC18F6310/6410/8310/8410

TER 9-8:	PIE2: PERIPHERA	L INTERRU	PT ENABL	E REGIST	ER 2			
	R/W-0 R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	OSCFIE CMIE	—	—	BCLIE	HLVDIE	TMR3IE	CCP2IE	
	bit 7						bit 0	
bit 7	OSCFIE: Oscillator F	ail Interrupt E	nable bit					
	1 = Enabled 0 = Disabled							
bit 6	CMIE: Comparator Interrupt Enable bit							
	1 = Enabled							
	0 = Disabled							
bit 5-4	Unimplemented: Read as '0'							
bit 3	BCLIE: Bus Collision	Interrupt Ena	able bit					
	1 = Enabled							
	0 = Disabled							
bit 2	HLVDIE: High/Low-\	oltage Detect	Interrupt En	able bit				
	1 = Enabled							
	0 = Disabled							
bit 1	TMR3IE: TMR3 Ove	rflow Interrupt	Enable bit					
	<ul><li>1 = Enabled</li><li>0 = Disabled</li></ul>							
bit 0		runt Enchla h	:.					
DILU	1 = Enabled	rupt Enable b	IL					
	0 = Disabled							
	Legend:							
	R = Readable bit	W = W	/ritable bit	U = Unin	plemented	bit, read as	0'	
	-n = Value at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown	

## REGISTER 9-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

#### REGISTER 9-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	R-0	R-0	U-0	U-0	U-0	R/W-0
—	—	RC2IE	TX2IE	—	—	—	CCP3IE
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5 RC2IE: AUSART Receive Interrupt Enable bit
  - 1 = Enabled
  - 0 = Disabled
- bit 4 **TX2IE:** AUSART Transmit Interrupt Enable bit
  - 1 = Enabled
  - 0 = Disabled
- bit 3-1 Unimplemented: Read as '0'
- bit 0 CCP3IE: CCP3 Interrupt Enable bit
  - 1 = Enabled
  - 0 = Disabled

### Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 9.4 **IPR Registers**

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

#### REGISTER 9-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP			
	bit 7							bit 0			
bit 7	PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit										
	<ul><li>1 = High priority</li><li>0 = Low priority</li></ul>										
bit 6	ADIP: A/D	Converter I	nterrupt Prio	rity bit							
	1 = High p 0 = Low p	-									
bit 5	RC1IP: EU	SART Rece	eive Interrup	t Priority bit							
	1 = High p 0 = Low p	•									
bit 4	TX1IP: EU	SART Trans	smit Interrup	t Priority bit							
	1 = High p 0 = Low pi	•									
bit 3	SSPIP: Master Synchronous Serial Port Interrupt Priority bit										
	1 = High p 0 = Low p										
bit 2	CCP1IP: CCP1 Interrupt Priority bit										
	1 = High p 0 = Low p	•									
bit 1	TMR2IP: T	MR2 to PR2	2 Match Inte	rrupt Priority	bit						
	1 = High p 0 = Low p	•									
bit 0	TMR1IP: T	TMR1IP: TMR1 Overflow Interrupt Priority bit									
	1 = High p 0 = Low p	•									
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unim	nplemented	bit, read as	0'			

R = Readable bit	vv = vvritable bit		bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

'0' = Bit is cleared

ER 3-11.	IFNZ. FEN	IFHERAL	INTERNU		IT REGIS						
	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1			
	OSCFIP	CMIP	_	_	BCLIP	HLVDIP	TMR3IP	CCP2IP			
	bit 7							bit 0			
bit 7	<b>OSCFIP:</b> C	scillator Fa	il Interrupt P	riority bit							
	1 = High p 0 = Low pr										
bit 6	CMIP: Com	nparator Inte	errupt Priorit	y bit							
	1 = High p 0 = Low pr	•									
bit 5-4	Unimplem	ented: Rea	<b>d as</b> '0'								
bit 3	BCLIP: Bus Collision Interrupt Priority bit										
	1 = High p 0 = Low pr	•									
bit 2	HLVDIP: High/Low-Voltage Detect Interrupt Priority bit										
	1 = High p 0 = Low pr	2									
bit 1	TMR3IP: TMR3 Overflow Interrupt Priority bit										
	1 = High p 0 = Low pr	•									
bit 0	CCP2IP: C	CP2 Interru	pt Priority bi	t							
	÷.	<ul> <li>1 = High priority</li> <li>0 = Low priority</li> </ul>									
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	'0'			

'1' = Bit is set

### REGISTER 9-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

-n = Value at POR

x = Bit is unknown

#### REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

U-0	U-0	R-0	R-0	U-0	U-0	U-0	R/W-1
—	—	RC2IP	TX2IP	—	—	_	CCP3IP
bit 7							bit 0

#### bit 7-6 Unimplemented: Read as '0'

- bit 5 RC2IP: AUSART Receive Priority Flag bit
  - 1 = High priority
  - 0 = Low priority

#### bit 4 **TX2IP:** AUSART Transmit Interrupt Priority bit

- 1 = High priority
- 0 = Low priority

#### bit 3-1 Unimplemented: Read as '0'

#### bit 0 CCP3IP: CCP3 Interrupt Priority bit

- 1 = High priority
- 0 = Low priority

### Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

#### **REGISTER 9-13: RCON REGISTER**

R/W-0	R/W-1	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	SBOREN	—	RI	TO	PD	POR	BOR
bit 7							bit 0

<ul> <li>IPEN: Interrupt Priority Enable bit</li> <li>1 = Enable priority levels on interrupts</li> <li>0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)</li> </ul>
SBOREN: Software BOR Enable bit
For details of bit operation and Reset state, see Register 4-1.
Unimplemented: Read as '0'
RI: RESET Instruction Flag bit
For details of bit operation, see Register 4-1.
TO: Watchdog Timer Time-out Flag bit
For details of bit operation, see Register 4-1.
PD: Power-Down Detection Flag bit
For details of bit operation, see Register 4-1.
POR: Power-on Reset Status bit
For details of bit operation, see Register 4-1.
BOR: Brown-out Reset Status bit
For details of bit operation, see Register 4-1.

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2004 Microchip Technology Inc.

## 9.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/ INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power managed modes if bit INTxE was set prior to going into power managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

## 9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

## 9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

## 9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3 "Data Memory Organization"**), the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine.

MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR TMEP located anywhere
; ; USER 1 ;	_ LSR CODE	
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

## 10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- Port register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.

FIGURE 10-1: GENERIC I/O PORT



## 10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the configuration register (see **Section 23.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with the analog VREF+ and VREF- inputs. The operation of pins RA5:RA0 as A/D converter inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register.

Note:	On a Power-on Reset, RA5 and RA3:RA0
	are configured as analog inputs and read
	as '0'. RA4 is configured as a digital input.

The RA4/T0CKI pin is a Schmitt Trigger input and an open-drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### EXAMPLE 10-1: INITIALIZING PORTA

CLRF	PORTA	; Initialize PORTA by ; clearing output
		; data latches
CLRF	LATA	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVWF	07h	; Configure comparators
MOVWF	CMCON	; for digital input
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<3:0> as inputs
		; RA<5:4> as outputs

TABLE 10-1:	PURIAI				
Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.
		1	Ι	TTL	PORTA<0> data input; disabled when analog input enabled.
	AN0	1	I	ANA	A/D input channel 0. Default input configuration on POR; does not affect digital output.
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.
		1	Ι	TTL	PORTA<1> data input; disabled when analog input enabled.
	AN1	1	I	ANA	A/D input channel 1. Default input configuration on POR; does not affect digital output.
RA2/AN2/VREF-	RA2	0	0	DIG	LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	I	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.
	AN2	1	I	ANA	A/D input channel 2. Default input configuration on POR; not affected by analog output.
	VREF-	1	Ι	ANA	Comparator voltage reference low input and A/D voltage reference low input.
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.
		1	Ι	TTL	PORTA<3> data input; disabled when analog input enabled.
	AN3	1	Ι	ANA	A/D input channel 3. Default input configuration on POR.
	Vref+	1	Ι	ANA	Comparator voltage reference high input and A/D voltage reference high input.
RA4/T0CKI	RA4	0	0	DIG	LATA<4> data output
		1	Ι	ST	PORTA<4> data input; default configuration on POR.
	T0CKI	x	Ι	ST	Timer0 clock input.
RA5/AN4/HLVDIN	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.
		1	I	TTL	PORTA<5> data input; disabled when analog input enabled.
	AN4	1	Ι	ANA	A/D input channel 4. Default configuration on POR.
	HLVDIN	1	Ι	ANA	High/Low-Voltage Detect external trip point input.
OSC2/CLKO/RA6	OSC2	x	0	ANA	Main oscillator feedback output connection (XT, HS and LP modes).
	CLKO	х	0	DIG	System cycle clock output (Fosc/4) in all oscillator modes except RCIO, INTIO2 and ECIO.
	RA6	0	0	DIG	LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only.
		1	I	TTL	PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only.
OSC1/CLKI/RA7	OSC1	х	Ι	ANA	Main oscillator input connection.
	CLKI	x	Ι	ANA	Main clock input connection.
	RA7	0	0	DIG	LATA<7> data output. Disabled in external oscillator modes.
		1	Ι	TTL	PORTA<7> data input. Disabled in external oscillator modes.

## TABLE 10-1: PORTA FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST= Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

[								<b>D</b>	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	60
LATA	LATA7 <sup>(1)</sup>			ATA Data Output Register					
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	PORTA Da	ORTA Data Direction Register					60
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	58

## TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

**Note 1:** RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

## 10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

CL	IRF	PORTB	; Initialize PORTB by ; clearing output : data latches
CL	RF	LATB	; data fatches ; Alternate method ; to clear output
			; data latches
MC	VLW	0CFh	; Value used to ; initialize data
			; direction
MC	VWF	TRISB	; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power managed modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For 80-pin devices, RB3 can be configured as the alternate peripheral pin for the CCP2 module by clearing the CCP2MX configuration bit. This applies only when the device is in one of the operating modes other than the default Microcontroller mode. If the device is in Microcontroller mode, the alternate assignment for CCP2 is RE7. As with other CCP2 configurations, the user must ensure that the TRISB<3> bit is set appropriately for the intended operation.

Pin Name	Pin Name Function TRIS Setting I/O Type Description				Description			
RB0/INT0	RB0	0	0	DIG	LATB<0> data output.			
		1	1	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared.			
	INT0	1	1	ST	External Interrupt 0 input.			
RB1/INT1	RB1	0	0	DIG				
		1	I	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared.			
	INT1	1	I	ST	External Interrupt 1 input.			
RB2/INT2	RB2	0	0					
		1	I	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared.			
	INT2	1	I	ST	External Interrupt 2 input.			
RB3/INT3/	RB3	0	0	DIG	LATB<3> data output.			
CCP2		1	I	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared.			
	INT3	1	I	ST	External Interrupt 3 input.			
	CCP2 <sup>(1)</sup>	0	0	DIG	CCP2 compare output and CCP2 PWM output; takes priority over port data.			
		1	I	ST	CCP2 capture input.			
RB4/KBI0	RB4	0	0	DIG	LATB<4> data output.			
		1	Ι	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared.			
	KBI0	1	I	TTL	Interrupt on pin change.			
RB5/KBI1	RB5	0	0	DIG	LATB<5> data output			
		1	Ι	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.			
	KBI1	1	I	TTL	Interrupt on pin change.			
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output			
		1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.			
	KBI2	1	I	TTL	Interrupt on pin change.			
	PGC	x	Ι	ST	Serial execution (ICSP <sup>™</sup> ) clock input for ICSP and ICD operation <sup>(2)</sup> .			
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.			
		1	Ι	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.			
	KBI3	1	I	TTL	Interrupt on pin change.			
	PGD	х	0	DIG	Serial execution data output for ICSP and ICD operation <sup>(2)</sup> .			
		x	I	ST	Serial execution data input for ICSP and ICD operation <sup>(2)</sup> .			

#### TABLE 10-3: PORTB FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Alternate assignment for CCP2 when the CCP2MX configuration bit is cleared (Microprocessor, Extended Microcontroller and Microcontroller with Boot Block modes, 80-pin devices only). Default assignment is RC1.

2: All other pin functions are disabled when ICSP or ICD operations are enabled.

TABLE 10-4: S	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
---------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	60	
LATB	LATB Data Output Register									
TRISB	PORTB Dat	a Direction R	legister						60	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	57	
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	57	

Legend: Shaded cells are not used by PORTB.

# 10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers. RC1 is normally configured by configuration bit CCP2MX as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

#### EXAMPLE 10-3: INITIALIZING PORTC

PORTC	; Initialize PORTC by
	; clearing output
	; data latches
LATC	; Alternate method
	; to clear output
	; data latches
0CFh	; Value used to
	; initialize data
	; direction
TRISC	; Set RC<3:0> as inputs
	; RC<5:4> as outputs
	; RC<7:6> as inputs
	LATC 0CFh

Pin Name	Function	TRIS Setting	I/O	I/О Туре	Description
RC0/T1OSO/T13CKI	RC0	0	0	DIG	LATC<0> data output.
		1	Ι	ST	PORTC<0> data input.
	T1OSO	x	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.
RC1/T1OSI/CCP2	RC1	0	0	DIG	LATC<1> data output.
		1	Ι	ST	PORTC<1> data input.
	T1OSI	х	-	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 <sup>(1)</sup>	0	0	DIG	CCP2 compare output and CCP2 PWM output; takes priority over port data.
		1	Ι	ST	CCP2 capture input
RC2/CCP1	RC2	0	0	DIG	LATC<2> data output.
		1	Ι	ST	PORTC<2> data input.
	CCP1	0	0	DIG	CCP1 compare output and CCP1 PWM output; takes priority over port data.
		1	Ι	ST	CCP1 capture input.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	Ι	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI™ clock output (MSSP module); takes priority over port data.
		1	Ι	ST	SPI clock input (MSSP module).
	SCL	0	0	DIG	I <sup>2</sup> C <sup>™</sup> clock output (MSSP module); takes priority over port data.
		1	Ι	ST	I <sup>2</sup> C clock input (MSSP module); input type depends on module setting.
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI	1	Ι	ST	SPI data input (MSSP module).
	SDA	1	0	DIG	I <sup>2</sup> C data output (MSSP module); takes priority over port data.
		1	-	ST	I <sup>2</sup> C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX1/CK1	RC6	0	0	DIG	LATC<6> data output.
		1	Ι	ST	PORTC<6> data input.
	TX1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
	CK1	1	0	DIG	Synchronous serial data input (EUSART module). User must configure as an input.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
RC7/RX1/DT1	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	RX1	1	Ι	ST	Asynchronous serial receive data input (EUSART module)
	DT1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial data input (EUSART module). User must configure as an input.

## TABLE 10-5: PORTC FUNCTIONS

**Legend:** PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Default assignment for CCP2 when CCP2MX configuration bit is set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page			
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	60			
LATC	LATC Data Output Register											
TRISC	PORTC Data Direction Register											
Lawand. Ob	م والم و الم والم			<b>`</b>								

## TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Legend: Shaded cells are not used by PORTC.

# 10.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a Power-on Reset, these pins ar	е
	configured as digital inputs.	

In 80-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD7:AD0). The TRISD bits are also overridden.

PORTD can also be configured to function as an 8-bit wide parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to **Section 10.10 "Parallel Slave Port"**.

EXAMPLE 10-4:	INITIALIZING PORTD
EAAIVIFLE 10-4.	

CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to ; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs ; RD<5:4> as outputs
		; RD<7:6> as inputs

TABLE 10-7:	PORTD	TONCIN		r	
Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD0/AD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
		1	I	ST	PORTD<0> data input.
	AD0 <sup>(2)</sup>	х	0	DIG	External memory interface, address/data bit 0 output <sup>(1)</sup> .
		х	I	TTL	External memory interface, data bit 0 input <sup>(1)</sup> .
	PSP0	х	0	DIG	PSP read data output (LATD<0>); takes priority over port data.
		x	I	TTL	PSP write data input.
RD1/AD1/PSP1	RD1	0	0	DIG	LATD<1> data output.
		1	I	ST	PORTD<1> data input.
	AD1 <sup>(2)</sup>	х	0	DIG	External memory interface, address/data bit 1 output <sup>(1)</sup> .
		х	I	TTL	External memory interface, data bit 1 input <sup>(1)</sup> .
	PSP1	х	0	DIG	PSP read data output (LATD<1>); takes priority over port data.
		x	I	TTL	PSP write data input.
RD2/AD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
		1	I	ST	PORTD<2> data input.
-	AD2 <sup>(2)</sup>	х	0	DIG	External memory interface, address/data bit 2 output <sup>(1)</sup> .
		x	I	TTL	External memory interface, data bit 2 input <sup>(1)</sup> .
	PSP2	х	0	DIG	PSP read data output (LATD<2>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD3/AD3/PSP3	RD3	0	0	DIG	LATD<3> data output.
		1	I	ST	PORTD<3> data input.
	AD3 <sup>(2)</sup>	х	0	DIG	External memory interface, address/data bit 3 output <sup>(1)</sup> .
		х	I	TTL	External memory interface, data bit 3 input <sup>(1)</sup> .
	PSP3	х	0	DIG	PSP read data output (LATD<3>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD4/AD4/PSP4	RD4	0	0	DIG	LATD<4> data output.
		1	I	ST	PORTD<4> data input.
	AD4 <sup>(2)</sup>	x	0	DIG	External memory interface, address/data bit 4 output <sup>(1)</sup> .
		x	I	TTL	External memory interface, data bit 4 input <sup>(1)</sup> .
	PSP4	x	0	DIG	PSP read data output (LATD<4>); takes priority over port data.
		x	I	TTL	PSP write data input.
RD5/AD5/PSP5	RD5	0	0	DIG	LATD<5> data output.
	-	1	-	ST	PORTD<5> data input.
	AD5 <sup>(2)</sup>	x	0	DIG	External memory interface, address/data bit 5 output <sup>(1)</sup> .
	-	x		TTL	External memory interface, data bit 5 input <sup>(1)</sup> .
	PSP5	x	0	DIG	PSP read data output (LATD<5>); takes priority over port data.
	-	x	-	TTL	PSP write data input.
RD6/AD6/PSP6	RD6	0	0	DIG	LATD<6> data output.
		1		ST	PORTD<6> data input.
	AD6 <sup>(2)</sup>	x	0	DIG-3	External memory interface, address/data bit 6 output <sup>(1)</sup> .
		x	1	TTL	External memory interface, data bit 6 input <sup>(1)</sup> .
	0000		0	DIG	PSP read data output (LATD<6>); takes priority over port data.
RD5/AD5/PSP5	PSP6	х			

## TABLE 10-7: PORTD FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** External memory interface I/O takes priority over all other digital and PSP I/O.

**2:** Implemented on 80-pin devices only.

### TABLE 10-7: PORTD FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD7/AD7/PSP7	RD7	0	0	DIG	LATD<7> data output.
		1	I	ST	PORTD<7> data input.
	AD7 <sup>(2)</sup>	х	0	DIG	External memory interface, address/data bit 7 output <sup>(1)</sup> .
		х	I	TTL	External memory interface, data bit 7 input <sup>(1)</sup> .
	PSP7	х	0	DIG	PSP read data output (LATD<7>); takes priority over port data.
		х	I	TTL	PSP write data input.

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** External memory interface I/O takes priority over all other digital and PSP I/O.

2: Implemented on 80-pin devices only.

### TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	60	
LATD	LATD Data Output Register									
TRISD	PORTD Da	ta Direction	Register						60	

# 10.5 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a	Power-on	Reset,	these	pins	are
	config	ured as digi	tal input	s.		

When the device is operating in Microcontroller mode, pin RE7 can be configured as the alternate peripheral pin for the CCP2 module. This is done by clearing the CCP2MX configuration bit.

In 80-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled (80-pin devices only), PORTE is the high-order byte of the multiplexed address/data bus (AD15:AD8). The TRISE bits are also overridden.

When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0/AD8/RD, RE1/AD9/WR and RE2/AD10/CS) are configured as digital control inputs for the port. The control functions are summarized in Table 10-9. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the the corresponding TRISE bits are set to configure these pins as digital inputs.

EXAMPLE 10-5:	INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output : data latches
CLRF	LATE	; Alternate method ; to clear output
MOVLW	03h	; data latches ; Value used to
		; initialize data ; direction
MOVWF	TRISE	; Set RE<1:0> as inputs ; RE<7:2> as outputs

TABLE 10-9:         Pin Name	PORTE Function	TRIS Setting	I/O	I/O Type	Description
RE0/AD8/RD	RE0	0	0	DIG	LATE<0> data output.
		1	1	ST	PORTE<0> data input.
	AD8 <sup>(3)</sup>	x	0	DIG	External memory interface, address/data bit 8 output <sup>(2)</sup> .
	100	x	1	TTL	External memory interface, data bit 8 input <sup>(2)</sup> .
	RD	1	1	TTL	Parallel Slave Port read enable control input.
RE1/AD9/WR	RE1	0	0	DIG	LATE<1> data output.
RE I/AD9/WR	KE I	-		ST	PORTE<1> data input.
	AD9 <sup>(3)</sup>	1	0	DIG	External memory interface, address/data bit 9 output <sup>(2)</sup> .
	AD9.	x	1	TTL	External memory interface, data bit 9 input <sup>(2)</sup> .
-		x			
	WR	1	I	TTL	Parallel Slave Port write enable control input.
RE2/AD10/CS	RE2	0	0	DIG	LATE<2> data output.
	(0)	1	I	ST	PORTE<2> data input.
	AD10 <sup>(3)</sup>	х	0	DIG	External memory interface, address/data bit 10 output <sup>(2)</sup> .
		х	I	TTL	External memory interface, data bit 10 input <sup>(2)</sup> .
	CS	1	I	TTL	Parallel Slave Port chip select control input.
RE3/AD11	RE3	0	0	DIG	LATE<3> data output.
		1	I	ST	PORTE<3> data input.
	AD11 <sup>(3)</sup>	x	0	DIG	External memory interface, address/data bit 11 output <sup>(2)</sup> .
		х	Ι	TTL	External memory interface, data bit 11 input <sup>(2)</sup> .
RE4/AD12	RE4	0	0	DIG	LATE<4> data output.
		1	Ι	ST	PORTE<4> data input.
	AD12 <sup>(3)</sup>	х	0	DIG	External memory interface, address/data bit 12 output <sup>(2)</sup> .
		х	I	TTL	External memory interface, data bit 12 input <sup>(2)</sup> .
RE5/AD13	RE5	0	0	DIG	LATE<5> data output.
		1	I	ST	PORTE<5> data input.
	AD13 <sup>(3)</sup>	x	0	DIG	External memory interface, address/data bit 13 output <sup>(2)</sup> .
		x	I	TTL	External memory interface, data bit 13 input <sup>(2)</sup> .
RE6/AD14	RE6	0	0	DIG	LATE<6> data output.
		1	I	ST	PORTE<6> data input.
	AD14 <sup>(3)</sup>	х	0	DIG	External memory interface, address/data bit 14 output <sup>(2)</sup> .
		х	I	TTL	External memory interface, data bit 14 input <sup>(2)</sup> .
RE7/CCP2/AD15	RE7	0	0	DIG	LATE<7> data output.
		1	I	ST	PORTE<7> data input.
	CCP2 <sup>(1)</sup>	0	0	DIG	CCP2 compare output and CCP2 PWM output; takes priority over port data.
		1	I	ST	CCP2 capture input.
	AD15 <sup>(3)</sup>	x	0	DIG	External memory interface, address/data bit 15 output <sup>(2)</sup> .
		x	I	TTL	External memory interface, data bit 15 input <sup>(2)</sup> .

## TABLE 10-9: PORTE FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for CCP2 when CCP2MX configuration bit is cleared (all devices in Microcontroller mode).

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: Implemented on 80-pin devices only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	60		
LATE	LATE Data Output Register							60			
TRISE	PORTE Data Direction bits 6								60		

TABLE 10-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
--------------	--

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

## 10.6 PORTF, LATF and TRISF Registers

PORTF is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATF) is also memory mapped. Read-modify-write operations on the LATF register read and write the latched output value for PORTF.

All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with several analog peripheral functions, including the A/D converter and comparator inputs, as well as the comparator outputs. Pins RF2 through RF6 may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF3:RF6 as digital inputs, it is also necessary to turn off the comparators.

Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

- Note 1: On a Power-on Reset, the RF6:RF0 pins are configured as inputs and read as '0'.
  - 2: To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.

EXAMPLE 10-6:	INITIALIZING PORTF
EARINFLE IU-U.	

CLRF	PORTF	;	Initialize PORTF by
		;	clearing output
		;	data latches
CLRF	LATF	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0x07	;	
MOVWF	CMCON	;	Turn off comparators
MOVLW	0x0F	;	
MOVWF	ADCON1	;	Set PORTF as digital I/O
MOVLW	0xCF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISF	;	Set RF3:RF0 as inputs
		;	RF5:RF4 as outputs
		;	RF7:RF6 as inputs

IABLE 10-11: PORTF FUNCTIONS					
Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RF0/AN5	RF0	0	0	DIG	LATF<0> data output; not affected by analog input.
		1	Ι	ST	PORTF<0> data input; disabled when analog input enabled.
	AN5	1	Ι	ANA	A/D input channel 5. Default configuration on POR.
RF1/AN6/C2OUT	RF1	0	0	DIG	LATF<1> data output; not affected by analog input.
		1	Ι	ST	PORTF<1> data input; disabled when analog input enabled.
	AN6	1		ANA	A/D input channel 6. Default configuration on POR.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
RF2/AN7/C1OUT	RF2	0	0	DIG	LATF<2> data output; not affected by analog input.
		1	-	ST	PORTF<2> data input; disabled when analog input enabled.
	AN7	1		ANA	A/D input channel 7. Default configuration on POR.
	C10UT	0	0	TTL	Comparator 1 output; takes priority over port data.
RF3/AN8	RF3	0	0	DIG	LATF<3> data output; not affected by analog input.
		1		ST	PORTF<3> data input; disabled when analog input enabled.
	AN8	1	Ι	ANA	A/D input channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
RF4/AN9	RF4	0	0	DIG	LATF<4> data output; not affected by analog input.
		1	Ι	ST	PORTF<4> data input; disabled when analog input enabled.
	AN9	1	I	ANA	A/D input channel 9 and Comparator C2- input. Default input configuration on POR; does not affect digital output.
RF5/AN10/CVREF	RF5	0	0	DIG	LATF<5> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	I	ST	PORTF<5> data input; disabled when analog input enabled. Disabled when CVREF output enabled
	AN10	1	I	ANA	A/D input channel 10 and Comparator C1+ input. Default input configuration on POR.
	CVREF	х	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RF6/AN11	RF6	0	0	DIG	LATF<6> data output; not affected by analog input.
		1	Ι	ST	PORTF<6> data input; disabled when analog input enabled.
	AN11	1	Ι	ANA	A/D input channel 11 and Comparator C1- input. Default input configuration on POR; does not affect digital output.
RF7/SS	RF7	0	0	DIG	LATF<7> data output.
		1	Ι	ST	PORTF<7> data input.
	SS	1	I	TTL	Slave select input for SSP (MSSP module).

## TABLE 10-11: PORTF FUNCTIONS

**Legend:** PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-12:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTF
--------------	--

PORTF Data Direction Control Register								
Read PORTF pin/Write PORTF Data Latch 60								
Read PORTF Data Latch/Write PORTF Data Latch								
CFG2 PCFG1	PCFG0	58						
CM2 CM1	CM0	59						
VR2 CVR1	CVR0	59						
	M2 CM1	M2 CM1 CM0 /R2 CVR1 CVR0						

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

© 2004 Microchip Technology Inc.

# 10.7 PORTG, TRISG and LATG Registers

PORTG is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register, read and write the latched output value for PORTG.

PORTG is multiplexed with USART functions (Table 10-13). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides. The sixth pin of PORTG (RG5/MCLR/VPP) is an input only pin. Its operation is controlled by the MCLRE configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RG5 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RG5 is enabled as								
	a digital input only if Master Clear								
	functionality is disabled. All other 5 pins								
	are configured as digital inputs.								

#### EXAMPLE 10-7: INITIALIZING PORTG

	-	
CLRF	PORTG	; Initialize PORTG by ; clearing output
CLRF	LATG	; data latches ; Alternate method ; to clear output : data latches
MOVLW	0x04	; Value used to ; initialize data : direction
MOVWF	TRISG	; difection ; Set RG1:RG0 as outputs ; RG2 as input ; RG4:RG3 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RG0/CCP3	RG0	0	0	DIG	LATG<0> data output.
		1	-	ST	PORTG<0> data input.
	CCP3	0	0	DIG	CCP3 compare and PWM output; takes priority over port data.
		1	I	ST	CCP3 capture input.
RG1/TX2/CK2	R21	0	0	DIG	LATG<1> data output.
		1	I	ST	PORTG<1> data input.
	TX2	1	0	DIG	Synchronous serial data output (AUSART module); takes priority over port data.
	CK2	1	0	DIG	Synchronous serial data input (AUSART module). User must configure as an input.
		1	I	ST	Synchronous serial clock input (AUSART module).
RG2/RX2/DT2	RG2	0	0	DIG	LATG<2> data output.
		1	I	ST	PORTG<2> data input.
	RX2	1	I	ST	Asynchronous serial receive data input (AUSART module).
	DT2	1	0	DIG	Synchronous serial data output (AUSART module); takes priority over port data.
		1	I	ST	Synchronous serial data input (AUSART module). User must configure as an input.
RG3	RG3	0	0	DIG	LATG<3> data output.
		1	I	ST	PORTG<3> data input.
RG4	RG4	0	0	DIG	LATG<4> data output.
		1	I	ST	PORTG<4> data input.
RG5/MCLR/VPP	RG5	(1)	I	ST	PORTG<5> data input; enabled when MCLRE configuration bit is clear.
	MCLR	_	ļ	ST	External Master Clear input; enabled when MCLRE configuration bit is set.
	Vpp	_		ANA	High-voltage detection; used for ICSP <sup>™</sup> mode entry detection. Always available, regardless of pin mode.

#### TABLE 10-13: PORTG FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** RG5 does not have a corresponding TRISG bit.

### TABLE 10-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTG	—		RG5 <sup>(1)</sup>	Read POR	Read PORTG pin/Write PORTG Data Latch				
LATG	—	—	—	LATG Data	LATG Data Output Register				60
TRISG			_	Data Direc	Data Direction Control Register for PORTG				60

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

**Note 1:** RG5 is available as an input only when  $\overline{\text{MCLR}}$  is disabled.

## 10.8 PORTH, LATH and TRISH Registers

Note:	PORTH	is	available	only	on		
	PIC18F8310/8410 devices.						

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding data direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATH) is also memory mapped. Read-modify-write operations on the LATH register, read and write the latched output value for PORTH.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a F	ower-on	Reset,	these	pins	are	
configured as digital inputs.							

When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden.

EXAMPI	_E 10-8:	INITIALIZING PORTH
CLRF	PORTH	; Initialize PORTH by
		; clearing output
		; data latches
CLRF	LATH	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISH	; Set RH3:RH0 as inputs
		; RH5:RH4 as outputs
		; RH7:RH6 as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RH0/AD16	RH0	0	0	DIG	LATH<0> data output.
		1	I	ST	PORTH<0> data input.
	AD16	x	0	DIG	External memory interface, address line 16. Takes priority over port data.
RH1/AD17	RH1	0	0	DIG	LATH<1> data output.
		1	I	ST	PORTH<1> data input.
	AD17	x	0	DIG	External memory interface, address line 17. Takes priority over port data.
RH2/AD18	RH2	0	0	DIG	LATH<2> data output.
		1	I	ST	PORTH<2> data input.
	AD18	x	0	DIG	External memory interface, address line 18. Takes priority over port data.
RH3/AD19	RH3	0	0	DIG	LATH<3> data output.
		1	I	ST	PORTH<3> data input.
	AD19	x	0	DIG	External memory interface, address line 19. Takes priority over port data.
RH4	RH4	0	0	DIG	LATH<4> data output.
		1	I	ST	PORTH<4> data input.
RH5	RH5	0	0	DIG	LATH<5> data output.
		1	Ι	ST	PORTH<5> data input.
RH6	RH6	0	0	DIG	LATH<6> data output.
		1	Ι	ST	PORTH<6> data input.
RH7	RH7	0	0	DIG	LATH<7> data output.
		1	I	ST	PORTH<7> data input.

### TABLE 10-15: PORTH FUNCTIONS

**Legend:** PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

### TABLE 10-16: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TRISH	PORTH Data Direction Control Register								59
PORTH	Read PORTH pin/Write PORTH Data Latch							60	
LATH	Read PORTH Data Latch/Write PORTH Data Latch 60								

## 10.9 PORTJ, TRISJ and LATJ Registers

Note:	PORTJ	is	available	only	on		
	PIC18F8310/8410 devices.						

PORTJ is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register, read and write the latched output value for PORTJ.

All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a Power-on Reset, these pins ar	е					
	configured as digital inputs.						

When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden.

EXAMPLE 10-9:	INITIALIZING PORTJ

CLRF	PORTJ	; Initialize PORTG by
		; clearing output
		; data latches
CLRF	LATJ	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISJ	; Set RJ3:RJ0 as inputs
		; RJ5:RJ4 as output
		; RJ7:RJ6 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RJ0/ALE	RJ0	0	0	DIG	LATJ<0> data output.
		1	I	ST	PORTJ<0> data input.
	ALE	x	0	DIG	External memory interface address latch enable control output; takes priority over digital I/O.
RJ1/OE	RJ1	0	0	DIG	LATJ<1> data output.
		1	-	ST	PORTJ<1> data input.
	OE	х	0	DIG	External memory interface output enable control output; takes priority over digital I/O.
RJ2/WRL	RJ2	0	0	DIG	LATJ<2> data output.
		1	Ι	ST	PORTJ<2> data input.
	WRL	х	0	DIG	External memory bus write low byte control; takes priority over digital I/O.
RJ3/WRH	RJ3	0	0	DIG	LATJ<3> data output.
		1	Ι	ST	PORTJ<3> data input.
	WRH	х	0	DIG	External memory interface write high byte control output; takes priority over digital I/O.
RJ4/BA0	RJ4	0	0	DIG	LATJ<4> data output.
		1	Ι	ST	PORTJ<4> data input.
	BA0	х	0	DIG	External memory interface byte address 0 control output; takes priority over digital I/O.
RJ5/CE	RJ5	0	0	DIG	LATJ<5> data output.
		1	Ι	ST	PORTJ<5> data input.
	CE	x	0	DIG	External memory interface chip enable control output; takes priority over digital I/O.
RJ6/LB	RJ6	0	0	DIG	LATJ<6> data output.
		1	Ι	ST	PORTJ<6> data input.
	LB	x	0	DIG	External memory interface lower byte enable control output; takes priority over digital I/O.
RJ7/UB	RJ7	0	0	DIG	LATJ<7> data output.
		1	Ι	ST	PORTJ<7> data input.
	UB	х	0	DIG	External memory interface upper byte enable control output; takes priority over digital I/O.

### TABLE 10-17: PORTJ FUNCTIONS

**Legend:** PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-18:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
PORTJ	Read PO	60								
LATJ	LATJ Dat	60								
TRISJ	Data Dire	Data Direction Control Register for PORTJ								

© 2004 Microchip Technology Inc.

## PIC18F6310/6410/8310/8410

## 10.10 Parallel Slave Port

PORTD can also function as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit PSPMODE (PSPCON<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin, RE0/RD and WR control input pin, RE1/WR.

Note:	For PIC18F8310/8410 devices, the Parallel									
	Slave Port is available only in									
	Microcontroller mode.									


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).

A write to the PSP occurs when both the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the  $\overline{CS}$  or  $\overline{RD}$  lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 10-3 and Figure 10-4, respectively.



	1010011									
	R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
	IBF	OBF	IBOV	PSPMODE	—	—	_	—		
	bit 7							bit 0		
bit 7	IBF: Input	Buffer Full	Status bit							
		<ul> <li>1 = A word has been received and is waiting to be read by the CPU</li> <li>0 = No word has been received</li> </ul>								
bit 6	<b>OBF:</b> Output Buffer Full Status bit									
	<ul> <li>1 = The output buffer still holds a previously written word</li> <li>0 = The output buffer has been read</li> </ul>									
bit 5	IBOV: Inpu	IBOV: Input Buffer Overflow Detect bit								
	<ul> <li>1 = A write occurred when a previously input word has not been read (must be cleared in software)</li> <li>0 = No overflow occurred</li> </ul>									
bit 4	PSPMODE: Parallel Slave Port Mode Select bit									
	1 = Parallel Slave Port mode 0 = General Purpose I/O mode									
bit 3-0	Unimplemented: Read as '0'									
	Legend:									

## REGISTER 10-1: PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### FIGURE 10-3: PARALLEL SLAVE PORT WRITE WAVEFORMS

	Q1   Q2   Q3   Q4 Q1   Q2   Q3   Q4 Q1   Q2   Q3   Q4
WR	
RD	
PORTD<7:0>	
IBF	
OBF	
PSPIF	

## PIC18F6310/6410/8310/8410

#### FIGURE 10-4: PARALLEL SLAVE PORT READ WAVEFORMS



#### TABLE 10-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
PORTD	PORTD Da	PORTD Data Latch when written; Port pins when read								
LATD	LATD Data	Output bits							60	
TRISD	PORTD Da	ata Direction I	bits						60	
PORTE	PORTE Da	PORTE Data Latch when written; Port pins when read								
LATE	LATE Data Output bits								60	
TRISE	PORTE Data Direction bits								60	
PSPCON	IBF	OBF	IBOV	PSPMODE	—	—	_	—	59	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59	

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

### 11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- Readable and writable registers
- Dedicated 8-bit software programmable prescaler
- · Selectable clock source (internal or external)
- Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER
---

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 **TMR0ON:** Timer0 On/Off Control bit
  - 1 = Enables Timer0
  - 0 = Stops Timer0
- bit 6 **T08BIT**: Timer0 8-bit/16-bit Control bit
  - 1 = Timer0 is configured as an 8-bit timer/counter
  - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS**: Timer0 Clock Source Select bit
  - 1 = Transition on TOCKI pin
  - 0 = Internal instruction cycle clock (CLKO)

#### bit 4 TOSE: Timer0 Source Edge Select bit

- 1 = Increment on high-to-low transition on TOCKI pin
- 0 = Increment on low-to-high transition on TOCKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
  - 1 = TImer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.
  - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.

#### bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits

- 111 = 1:256 Prescale value
- 110 = 1:128 Prescale value
- 101 = 1:64 Prescale value
- 100 = 1:32 Prescale value
- 011 = 1:16 Prescale value
- 010 = 1:8 Prescale value
- 001 = 1:4 Prescale value
- 000 = 1:2 Prescale value

Legend:						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

### 11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected by clearing the T0CS bit (T0CON<5>). In Timer mode (T0CS = 0), the module increments on every clock by default, unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


The Counter mode is selected by setting the TOCS bit (= 1). In Counter mode, Timer0 increments either on every rising or falling edge of pin RA4/TOCKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, TOSE (TOCON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.


#### 11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0, without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.



#### FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



#### 11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>), which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is						
	assigned to Timer0 will clear the prescaler						
	count, but will not change the prescaler						
	assignment.						

#### 11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

#### 11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

 TABLE 11-1:
 REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TMR0L	R0L Timer0 Module Low Byte Register								58
TMR0H	Timer0 Mod	lule High Byt	e Register						58
INTCON	ON GIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF						57		
T0CON	N TMROON TO8BIT TOCS TOSE PSA TOPS2 TOPS1 TOPS0							58	
TRISA	SA PORTA Data Direction Register								60

**Legend:** Shaded cells are not used by Timer0.

NOTES:

### 12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP special event trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR10N (T1CON<0>).

51EK 12-1.	TICON		CONTROL	REGISTER						
	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N		
	bit 7							bit 0		
bit 7	<ul> <li>it 7 RD16: 16-bit Read/Write Mode Enable bit</li> <li>1 = Enables register read/write of TImer1 in one 16-bit operation</li> <li>0 = Enables register read/write of Timer1 in two 8-bit operations</li> </ul>									
bit 6		•			o o-bit operation	ons				
DILO		•	em Clock Sta	ius bii īmer1 oscilla	for					
				nother source						
bit 5-4	T1CKPS1	:T1CKPS0	: Timer1 Inpu	t Clock Preso	ale Select bit	S				
		rescale val								
		Prescale val								
		Prescale val Prescale val								
bit 3			scillator Enat	ole bit						
	1 = Timer	1 oscillator	is enabled							
		1 oscillator				<i>.</i>				
<b>h</b> it 0					r are turned c		te power dra	ain.		
bit 2	When TM		emai Clock Ir	iput Synchroi	nization Selec					
			ze external cl	ock input						
	-		rnal clock inp	out						
	When TMI		mort uses the	a internal cloc	k when TMR	109 - 0				
bit 1		•	ock Source Se			100 - 0.				
					<li>KI (on the risir)</li>	ng edge)				
	0 = Intern	al clock (Fo	osc/4)							
bit 0		Timer1 Or	bit							
	1 = Enabl									
	0 = Stops	TIMET								
	Legend:							]		
	R = Read	able bit	VV =	Writable bit	U = Unim	plemented	bit, read as	0'		
	1									

#### REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared


x = Bit is unknown

#### 12.1 Timer1 Operation


Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction







When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

#### 12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.


The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

#### 12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

#### FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



## TABLE 12-1:CAPACITOR SELECTION FOR<br/>THE TIMER OSCILLATOR

Osc Type	Freq	C1	C2				
LP	32 kHz	27 pF <sup>(1)</sup>	27 pF <sup>(1)</sup>				
Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit.							
2:	Higher capacitance increases the stability of the oscillator, but also increases the start-up time.						
3:	Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.						
4:	Capacitor valu only.	es are for des	ign guidance				

#### 12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC\_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC\_IDLE mode. Additional details are available in **Section 3.0 "Power Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

#### 12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the Low-Power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is therefore best suited for low noise applications where power conservation is an important design consideration.


#### 12.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single sided PCB, or in addition to a ground plane.

#### FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



#### 12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

#### 12.5 Resetting Timer1 Using the CCP Special Event Trigger

If CCP1 or CCP2 is configured in Compare mode to generate a special event trigger (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Triggers"** for more information.).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger, the write operation will take precedence.

Note:	The special event triggers from the CCP2
	module will not set the TMR1IF interrupt
	flag bit (PIR1<0>).

#### 12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.3 "Timer1 Oscillator**", above), gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the Most Significant bit of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE	12-1.		G A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE
RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1OSC	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF		; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	. 1 5
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT		
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT		
	RETURN		; No, done
	CLRF	mins barren B	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT		Na Jana
	RETURN MOVLW	.01	; No, done ; Reset hours to 1
			; Reset Hours to I
	MOVWF RETURN	hours	Dono
	KETURN		; Done

### EXAMPLE 12-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

#### TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59
TMR1L	Holding Re	gister for the	Least Signi	ificant Byte	of the 16-bit	TMR1 Regi	ster		58
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						58		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	58
Lanandi	unimplemented read as (a). Checked calls are not used by the Treast readule								

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

© 2004 Microchip Technology Inc.

NOTES:

#### 13.0 TIMER2 MODULE

The Timer2 timer module incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

#### 13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 2-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

#### REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
Ī	oit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

- •
- •
- •
- 1111 = 1:16 Postscale
- bit 2 TMR2ON: Timer2 On bit
  - 1 = Timer2 is on
  - 0 = Timer2 is off
- bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
  - 00 = Prescaler is 1
  - 01 = Prescaler is 4
  - 1x = Prescaler is 16

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### 13.2 **Timer2 Interrupt**


Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

#### 13.3 TMR2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 16.0 "Master Synchronous Serial Port (MSSP) Module".



#### **TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59
TMR2	Timer2 Module Register							58	
T2CON		T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	58
PR2	Timer2 Period Register							58	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

### 14.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external), with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP special event trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCP modules (see **Section 15.1.1** "**CCP Modules and Timer Resources**" for more information).

#### REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7	RD16: 16-bit Read/Write Mode Enable bit
	<ul> <li>1 = Enables register read/write of Timer3 in one 16-bit operation</li> <li>0 = Enables register read/write of Timer3 in two 8-bit operations</li> </ul>
bit 6, 3	<ul> <li>T3CCP2:T3CCCP1: Timer3 and Timer1 to CCPx Enable bits</li> <li>11 = Timer3 is the clock source for compare/capture of all CCP modules</li> <li>10 = Timer3 is the clock source for compare/capture of CCP3, Timer1 is the clock source for compare/capture of CCP1 and CCP2</li> <li>01 = Timer3 is the clock source for compare/capture of CCP2 and CCP3, Timer1 is the clock source for compare/capture of CCP2 and CCP3, Timer1 is the clock source for compare/capture of CCP1</li> </ul>
bit 5-4	<ul><li>00 = Timer1 is the clock source for compare/capture of all CCP modules</li><li>T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits</li></ul>
Dit 3-4	11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value
bit 2	T3SYNC: Timer3 External Clock Input Synchronization Control bit         (Not usable if the device clock comes from Timer1/Timer3.)         When TMR3CS = 1:         1 = Do not synchronize external clock input         0 = Synchronize external clock input         When TMR3CS = 0:         This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
bit 1	<ul> <li>TMR3CS: Timer3 Clock Source Select bit</li> <li>1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)</li> <li>0 = Internal clock (FOSC/4)</li> </ul>
bit 0	TMR3ON: Timer3 On bit 1 = Enables Timer3 0 = Stops Timer3
	Legend:


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 14.1 Timer3 Operation


Timer3 can operate in one of three modes:

- Timer
- Synchronous counter
- Asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction



#### FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

#### 14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

#### 14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in **Section 12.0** "Timer1 Module".

#### 14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

#### 14.5 Resetting Timer3 Using the CCP Special Event Trigger

If either the CCP1 or CCP2 modules is configured to generate a special event trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer3. The trigger of CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Triggers"** for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR2H:CCPR2L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a special event trigger from a CCP module, the write will take precedence.

**Note:** The special event triggers from the CCP2 module will not set the TMR3IF interrupt flag bit (PIR1<0>).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR2	OSCFIF	CMIF	_	_	BCLIF	HLVDIF	TMR3IF	CCP2IF	59
PIE2	OSCFIE	CMIE	_	—	BCLIE	HLVDIE	TMR3IE	CCP2IE	59
IPR2	OSCFIP	CMIP	—	—	BCLIP	HLVDIP	TMR3IP	CCP2IP	59
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register						59		
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register						59		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	58
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	59

TABLE 14-1:	<b>REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER</b>
-------------	--

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

#### 15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F6310/6410/8310/8410 devices have three CCP (Capture/Compare/PWM) modules, labelled CCP1, CCP2 and CCP3. All modules implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes.

Each CCP module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operation in the following sections is described with respect to CCP2, but are equally applicable to CCP1 and CCP3.

#### REGISTER 15-1: CCPXCON: CCP1/CCP2/CCP3 CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCP Module x

Capture mode: Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM Duty Cycle register. The eight Most Significant bits (DCx9:DCx2) of the PWM Duty Cycle are found in CCPRxL.

#### bit 3-0 CCPxM3:CCPxM0: CCP Module x Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode: initialize CCP pin low; on compare match, force CCP pin high (CCPIF bit is set)
- 1001 = Compare mode: initialize CCP pin high; on compare match, force CCP pin low (CCPIF bit is set)
- 1010 = Compare mode: generate software interrupt on compare match (CCPIF bit is set, CCP pin reflects I/O state)
- 1011 = Compare mode: trigger special event, reset timer, start A/D conversion on CCP2 match (CCPIF bit is set)<sup>(1,2)</sup>
- 11xx = PWM mode
  - **Note 1:** The special event trigger on CCP1 will reset the timer but not start an A/D conversion on a CCP1 match.
    - **2:** For CCP3, the special event trigger is not available. This mode functions the same as Compare Generate Interrupt mode (CCP3M3:CCP3M0 = 1010).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 15.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

#### 15.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

# TABLE 15-1:CCP MODE – TIMER<br/>RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

The assignment of a particular timer to a module is determined by the Timer-to-CCP enable bits in the T3CON register (Register 14-1). All three modules may be active at any given time and may share the same

timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time.

Depending on the configuration selected, up to three timers may be active at once, with modules in the same configuration (Capture/Compare or PWM) sharing timer resources. The possible configurations are shown in Figure 15-1.


#### 15.1.2 CCP2 PIN ASSIGNMENT

The CCP2MX configuration bit determines if CCP2 is multiplexed to its default or alternate assignment. By default, CCP2 is assigned to RC1 (CCP2MX = 1). If CCP2MX is cleared, CCP2 is multiplexed with either RE7 or RB3 (RE7 is the only alternative assignment for 64-pin devices).

For any device in Microcontroller mode, the alternate CCP2 assignment is RE7. For 80-pin devices in Microcoprocessor, Extended Microcontroller or Microcontroller with Boot Block mode, the alternate assignment is RB3. Note that RE7 is the only alternative assignment for 64-pin devices.


Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located.

#### FIGURE 15-1: CCP AND TIMER INTERCONNECT CONFIGURATIONS




Timer1 is used for all Capture and Compare operations for all three CCP modules. Timer2 is used for PWM operations for all three CCP modules. Timer3 is not used.

All modules may share Timer1 and Timer2 resources as common time bases.




Timer1 is used for Capture and Compare operations for CCP1 and Timer 3 is used for CCP2 and CCP3.

All three modules share Timer2 as a common time base for PWM operation.



Timer1 is used for Capture and Compare operations for CCP1 and CCP2. Timer 3 is used for CCP3.

All three modules share Timer2 as a common time base for PWM operation.



Timer3 is used for all Capture and Compare operations for all three CCP modules. Timer2 is used for PWM operations for all three CCP modules. Timer1 is not used.

All modules may share Timer2 and Timer3 resources as common time bases.

#### 15.2 Capture Mode

In Capture mode, the CCPR2H:CCPR2L register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the CCP2 pin (RC1 or RE7, depending on device configuration). An event is defined as one of the following:

- · every falling edge
- · every rising edge
- · every 4th rising edge
- every 16th rising edge


The event is selected by the mode select bits, CCP2M3:CCP2M0 (CCP2CON<3:0>). When a capture is made, the interrupt request flag bit, CCP2IF (PIR2<1>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR2 is read, the old captured value is overwritten by the new captured value.

#### 15.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

#### 15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 15.1.1 "CCP Modules and Timer Resources").





**Note:** If RC1/CCP2 or RE7/CCP2 is configured as an output, a write to the port can cause a capture condition.

#### 15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP2IE (PIE2<1>) clear to avoid false interrupts and should clear the flag bit, CCP2IF, following any such change in operating mode.

#### 15.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCP2M3:CCP2M0). Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP2CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP2CON	;	Load CCP2CON with
		;	this value

#### 15.3 Compare Mode

In Compare mode, the 16-bit CCPR2 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP2 pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP2M3:CCP2M0). At the same time, the interrupt flag bit, CCP2IF, is set.

#### 15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP2CON register will force the RC1 or RE7 compare output latch (depending on device configuration) to the default low level. This is not the PORTC or
	PORTE I/O data latch.

#### 15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP2M3:CCP2M0 = 1010), the CCP2 pin is not affected. Only a CCP interrupt is generated if enabled and the CCP2IE bit is set.

#### 15.3.4 SPECIAL EVENT TRIGGERS


CCP1 and CCP2 are both equipped with a special event trigger. This is an internal hardware signal, generated in Compare mode, to trigger actions by other modules. The special event trigger is enabled by selecting the Compare Special Event Trigger mode (CCP2M3:CCP2M0 = 1011).

For either CCP module, the special event trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The special event trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

Note:	The special event trigger of CCP1 only
	resets Timer1/Timer3 and cannot start an
	A/D conversion even when the A/D
	converter is enabled.

CCP3 is not equipped with a special event trigger. Selecting the Compare Special Event Trigger mode for this device (CCP3M3:CCP3M0 = 1011) is functionally the same as selecting the Generate Software Interrupt mode (CCP3M3:CCP3M0 = 1010).



# PIC18F6310/6410/8310/8410

TADLE 13-2							, <u>_</u>		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	57
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	58
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59
PIR2	OSCFIF	CMIF	_	_	BCLIF	HLVDIF	TMR3IF	CCP2IF	59
PIE2	OSCFIE	CMIE	_	_	BCLIE	HLVDIE	TMR3IE	CCP2IE	59
IPR2	OSCFIP	CMIP	_	_	BCLIP	HLVDIP	TMR3IP	CCP2IP	59
PIR3	_	—	RC2IF	TX2IF	—	_		CCP3IF	59
PIE3	—	—	RC2IE	TX2IE	—	_	_	CCP3IE	59
IPR3	—	—	RC2IP	TX2IP	—	_	—	CCP3IP	59
TRISB	PORTB Data Direction Register								60
TRISC	PORTC Da	PORTC Data Direction Register							60
TRISE	PORTE Da	PORTE Data Direction Register							60
TMR1L	Holding Re	egister for the	e Least Sigr	nificant Byte	e of the 16-b	it TMR1 Re	gister		58
TMR1H	Holding Re	egister for the	e Most Sign	ificant Byte	of the 16-bi	t TMR1 Reg	gister		58
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	58
TMR3H	Timer3 Reg	gister High E	Byte						59
TMR3L	Timer3 Reg	gister Low B	yte						59
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	59
CCPR1L	Capture/Co	ompare/PWI	M Register	1 (LSB)					59
CCPR1H	Capture/Co	ompare/PWI	M Register ?	1 (MSB)					59
CCP1CON	_	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	59
CCPR2L	Capture/Co	ompare/PWI	M Register 2	2 (LSB)					59
CCPR2H	Capture/Co	ompare/PWI	M Register 2	2 (MSB)					59
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	59
CCPR3L	Capture/Co	ompare/PWI	M Register 3	3 (LSB)					59
CCPR3H	Capture/Co	ompare/PWI	M Register 3	B (MSB)					59
CCP3CON	_	—	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	59
		المحمد المحفد							0

#### TABLE 15-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: These bits are unimplemented on 64-pin devices; always maintain these bits clear.

#### 15.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP2 pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTC or PORTE data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

Note:	Clearing the CCP2CON register will force the RC1 or RE7 output latch (depending on device configuration) to the default low
	level. This is not the PORTC or PORTE I/O data latch.

Figure 15-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.4.3** "Setup for Pwm Operation".





A PWM output (Figure 15-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).


FIGURE 15-5: PWM OUTPUT



#### 15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:


#### EQUATION 15-1:



PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP2 pin is set (exception: if PWM duty cycle = 0%, the CCP2 pin will not be set)
- The PWM duty cycle is latched from CCPR2L into CCPR2H



#### 15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR2L register and to the CCP2CON<5:4> bits. Up to 10-bit resolution is available. The CCPR2L contains the eight MSbs and the CCP2CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR2L:CCP2CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

#### EQUATION 15-2:

PWM Duty Cycle = (CCPR2L:CCP2CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR2L and CCP2CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR2H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR2H is a read-only register.

The CCPR2H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR2H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP2 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

#### EQUATION 15-3:

PWM Resolution (max) = 
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

#### 15.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR2L register and CCP2CON<5:4> bits.
- 3. Make the CCP2 pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCP2 module for PWM operation.

TABLE 15-3:	EXAMPLE P	WM FREQU	ENCIES AN	D RESOLUT	IONS AT 40	MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	14	12	10	8	7	6.58

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	58
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59
TRISB	PORTB Da	ta Direction I	Register						60
TRISC	PORTC Da	ta Direction	Register						60
TRISE	PORTE Data Direction Register								60
TMR2	Timer2 Module Register							58	
PR2	Timer2 Module Period Register							58	
T2CON		T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	58
CCPR1L	Capture/Co	mpare/PWN	Register 1	(LSB)					59
CCPR1H	Capture/Co	mpare/PWN	Register 1	(MSB)					59
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	59
CCPR2L	Capture/Co	mpare/PWN	Register 2	(LSB)					59
CCPR2H	Capture/Co	mpare/PWN	Register 2	(MSB)					59
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	59
CCPR3L	Capture/Co	mpare/PWN	Register 3	(LSB)		-	-		59
CCPR3H	Capture/Co	mpare/PWN	Register3 (	MSB)					59
CCP3CON	—		DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	59

TABLE 15-4: REGISTERS ASSOCIATED WITH PWM AND TIMER	TABLE 15-4:	WITH PWM AND TIMER2
---	-------------	---------------------

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

NOTES:

#### 16.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

#### 16.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master mode
  - Slave mode (with general address call)

The  $I^2C$  interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

#### 16.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or  $I^2C$  mode.

Additional details are provided under the individual sections.

#### 16.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RF7/SS

Figure 16-1 shows the block diagram of the MSSP module when operating in SPI mode.





#### 16.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)

bit 7

- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper 2 bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

#### REGISTER 16-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
SMP	CKE	D/A	Р	S	R/W	UA	BF			
bit 7							bit 0			
SMP: Sam	SMP: Sample bit									

		d at end of data output t d at middle of data outp		
	<u>SPI Slave mode:</u>			
	SMP must be cleared	when SPI is used in Sla	ave mode.	
bit 6	CKE: SPI Clock Edge	Select bit		
	When CKP = 0:1 = Data transmitted o0 = Data transmitted oWhen CKP = 1:1 = Data transmitted o0 = Data transmitted o	n falling edge of SCK n falling edge of SCK		
bit 5	D/A: Data/Address bit			
	Used in I <sup>2</sup> C mode only	<i>י</i> .		
bit 4	P: Stop bit			
	Used in I <sup>2</sup> C mode only cleared.	r. This bit is cleared whe	en the MSSP module is disabled, SSPEN is	
bit 3	S: Start bit			
	Used in I <sup>2</sup> C mode only	<i>'</i> .		
bit 2	R/W: Read/Write bit In			
	Used in I <sup>2</sup> C mode only	<i>י</i> .		
bit 1	UA: Update Address b			
	Used in I <sup>2</sup> C mode only	<i>'</i> .		
bit 0	BF: Buffer Full Status	bit (Receive mode only)	)	
	1 = Receive complete,			
	0 = Receive not compl	ete, SSPBUF is empty		
	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
	-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown	

					•	,				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
	bit 7							bit 0		
bit 7	<b>WCOL:</b> Write Collision Detect bit (Transmit mode only) 1 = The SSPBUF register is written while it is still transmitting the previous word									
	(must	(must be cleared in software) 0 = No collision								
bit 6	SSPOV: R	eceive Over	flow Indicato	r bit						
	1 = A new of ove must r cleared	<ul> <li>EVEN SET STATE STATE</li> <li>A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).</li> <li>No overflow</li> </ul>								
	<b>Note:</b> In Master mode, the overflow bit is not set, since each new reception (a transmission) is initiated by writing to the SSPBUF register.									
bit 5	SSPEN: Sy	ynchronous	Serial Port E	nable bit						
			and configui				I port pins			
	Note:	When enab	led, these pi	ns must be	properly cor	nfigured as i	nput or outp	out.		
bit 4	CKP: Cloc	k Polarity Se	elect bit							
			is a high leve is a low leve							
bit 3-0	SSPM3:SS	SPM0: Synch	nronous Seri	al Port Mode	e Select bits					
	0101 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control disabled, <u>SS</u> can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = FOSC/64 0001 = SPI Master mode, clock = FOSC/16 0000 = SPI Master mode, clock = FOSC/4									
	<b>Note:</b> Bit combinations not specifically listed here are either reserved or implemented in I <sup>2</sup> C mode only.									
			l egend:							
	Legend:									
	<b>Legend:</b> R = Reada	ble bit	W = Writab	le bit	U = Unimp	lemented bi	t, read as '0	,		

#### REGISTER 16-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

#### 16.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before

reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 16-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

#### EXAMPLE 16-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

#### 16.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISF<7> bit set

Any serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value.

#### 16.3.4 TYPICAL CONNECTION

Figure 16-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



#### FIGURE 16-2: SPI™ MASTER/SLAVE CONNECTION

#### 16.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 16-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 16-3, Figure 16-5 and Figure 16-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 16-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 16-3: SPI™ MODE WAVEFORM (MASTER MODE)

#### 16.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

#### 16.3.7 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The data latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When


the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the  $\overline{SS}$  pin is set to VDD.
  - 2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.


When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.






# PIC18F6310/6410/8310/8410



#### FIGURE 16-6: SPI<sup>™</sup> MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



#### 16.3.8 SLEEP OPERATION

In SPI Master mode, module clocks may be operating at a different speed than when in Full Power mode; in the case of the Sleep mode, all clocks are halted.

In most power managed modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 2.7 "Clock Sources and Oscillator Switching"** for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

#### 16.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 16.3.10 BUS MODE COMPATIBILITY

Table 16-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

#### TABLE 16-1: SPI™ BUS MODES

There is also an SMP bit which controls when the data is sampled.

TABLE 10-2. REGISTERS ASSOCIATED WITT SFT OF ERATION									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59
TRISC	PORTC Da	ata Direction	Register						60
TRISF	PORTF Da	ta Direction	Register						60
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								58
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	58
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	58

#### TABLE 16-2: REGISTERS ASSOCIATED WITH SPI™ OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

### 16.4 I<sup>2</sup>C Mode


The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs through the TRISC<4:3> bits.

#### FIGURE 16-7: MSSP BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MODE)



#### 16.4.1 REGISTERS

The MSSP module has six registers for  $\mathsf{I}^2\mathsf{C}$  operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in  $I^2C$  mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper 2 bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to, or read from.

SSPADD register holds the slave device address when the SSP is configured in  $I^2C$  Slave mode. When the SSP is configured in Master mode, the lower 7 bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 16-3:	SSPSTAT	T: MSSP ST	ATUS RE	GISTER (I	<sup>2</sup> C MODE)							
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
	SMP	CKE	D/A	P <sup>(1)</sup>	S <sup>(1)</sup>	R/W <sup>(2,3)</sup>	UA	BF				
	bit 7							bit 0				
bit 7		Rate Contro										
	1 = Slew r	<u>Master or Slave mode:</u> = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) = Slew rate control enabled for High-Speed mode (400 kHz)										
bit 6	<b>CKE:</b> SMB In Master of 1 = Enable	<ul> <li>KE: SMBus Select bit</li> <li>Master or Slave mode:</li> <li>Enable SMBus specific inputs</li> <li>Disable SMBus specific inputs</li> </ul>										
bit 5	D/A: Data/		oopo									
	<u>In Master n</u> Reserved.	node:										
		<u>ode:</u> es that the la: es that the la:										
bit 4	P: Stop bit	1)										
	0 = Stop bi	es that a Stop t was not det		en detected	last							
bit 3	S: Start bit											
	0 = Start bi	es that a Star t was not det	ected last									
bit 2	<b>R/W:</b> Read In Slave me 1 = Read 0 = Write	/Write bit Info ode: <sup>(2)</sup>	ormation (I <sup>2</sup>	C mode only	y)							
	In <u>Master mode:</u> <sup>(3)</sup> 1 = Transmit is in progress 0 = Transmit is not in progress											
bit 1	UA: Update	e Address bit	(10-bit Sla	ve mode on	ly)							
		es that the us s does not ne			address in	the SSPADD	register					
bit 0	BF: Buffer	Full Status bi	t									
	0 = Receiv	e complete, S e not comple										
		ansmit in pro				nd Stop bits), S Stop bits), SS						
	Note 1:	This bit is cl	eared on R	eset and wh	en SSPEN i	is cleared.						
	2:					he last addres bit, Stop bit or						
	3:	ORing this b in Idle mode		I, RSEN, PE	N, RCEN o	r ACKEN will	indicate if th	ne MSSP is				
	Legend:											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **REGISTER 16-4:** SSPCON1: MSSP CONTROL REGISTER 1 (I<sup>2</sup>C MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN <sup>(1)</sup>	CKP	SSPM3 <sup>(2)</sup>	SSPM2 <sup>(2)</sup>	SSPM1 <sup>(2)</sup>	SSPM0 <sup>(2)</sup>
bit 7							bit 0

#### bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the l<sup>2</sup>C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision

#### In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision
- In Receive mode (Master or Slave modes):

This is a "don't care" bit.

#### bit 6 **SSPOV:** Receive Overflow Indicator bit

#### In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow
- In Transmit mode:

This is a "don't care" bit in Transmit mode.

#### bit 5 **SSPEN:** Synchronous Serial Port Enable bit<sup>(1)</sup>

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
- bit 4 **CKP:** SCK Release Control bit
  - In Slave mode:
  - 1 = Releases clock
  - 0 = Holds clock low (clock stretch), used to ensure data setup time
  - In Master mode:

Unused in this mode.

### bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits<sup>(2)</sup>

- $1111 = I^2C$  Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- $1110 = I^2C$  Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- $1011 = I^2C$  Firmware Controlled Master mode (Slave Idle)
- $1000 = I^2C$  Master mode, clock = Fosc/(4 \* (SSPADD + 1))
- 0111 =  $I^2C$  Slave mode, 10-bit address
- $0110 = I^2C$  Slave mode, 7-bit address
  - Note 1: When enabled, the SDA and SCL pins must be properly configured as input or output.
    - **2:** Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

#### Legend

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 16-5:	SSPCON2	: MSSP CO		EGISTER 2	(I <sup>2</sup> C MOD	E)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	GCEN	ACKSTAT	ACKDT <sup>(1)</sup>	ACKEN <sup>(2)</sup>	RCEN <sup>(2)</sup>	PEN <sup>(2)</sup>	RSEN <sup>(2)</sup>	SEN <sup>(2)</sup>
	bit 7							bit 0
					、 、			
bit 7			-	ve mode only	-	o o o ivo d in	the CODOD	
		I call addres		call address		eceived in	THE SSPOR	
bit 6	ACKSTAT:	Acknowledg	e Status bit (	Master Trans	mit mode o	nly)		
			ot received f eceived from					
bit 5	ACKDT: Ac	knowledge [	Data bit (Mas	ter Receive r	node only) <sup>(1</sup>	)		
	1 = Not Ack 0 = Acknow	•						
bit 4	ACKEN: A	cknowledge	Sequence Er	nable bit (Ma	ster Receive	e mode on	ly) <b>(2)</b>	
	Autom	-	ed by hardwa	on SDA and are.	SCL pins ar	nd transmi	t ACKDT dat	a bit.
bit 3	RCEN: Red	ceive Enable	bit (Master r	node only) <sup>(2)</sup>				
		s Receive m	ode for I <sup>2</sup> C					
L H O	0 = Receive			- (	L.)(2)			
bit 2				ster mode on		llu al a ava d	h h a salu ca s	
	0 = Stop co	ndition Idle		nd SCL pins.			by nardware	9.
bit 1				able bit (Mas				
		Repeated St ted Start con		on SDA and S	SCL pins. Au	utomaticall	y cleared by	hardware.
bit 0			hable/Stretch	Enable bit <sup>(2)</sup>				
	In Master m			nd SCL pins.	Automatica	lly cloared	by bardwar	<b>_</b>
	1 = Initiate 0 = Start co		on on SDA ai	iu SCL pilis.	Automatica	lly cleared	by hardware	3.
	In Slave mo							
		tretching is e		oth slave trar	ismit and sia	ave receiv	e (stretch en	abled)
	<b>Note 1:</b> Value that will be transmitted when the user initiates an Acknowledge sequen the end of a receive.							equence at
	2:			n the Idle mo written (or w				
	Legend:	hla hit	14/ 14/	ritable bit		lomonted	hit road ca	·0'

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 16.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON<3:0>) allow one of the following  $I^2C$  modes to be selected:

- $I^2C$  Master mode, clock = (FOSC/4) x (SSPADD + 1)
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Firmware Controlled Master mode, slave is Idle

Selection of any I<sup>2</sup>C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

#### 16.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I<sup>2</sup>C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

# 16.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

#### 16.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See **Section 16.4.4** "Clock **Stretching**" for more detail.


# 16.4.3.3 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 16.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then, pin RC3/ SCK/SCL should be enabled by setting bit CKP (SSPCON1<4>). The 8 data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 16-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.









# 16.4.4 CLOCK STRETCHING

Both 7 and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

#### 16.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 16-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

#### 16.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

**Note:** If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

# 16.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 16-9).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.

#### 16.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the highorder bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 16-11).


# 16.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCL output is forced to '0'. However, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $l^2$ C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 16-12).









#### 16.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 16-15).





#### 16.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I<sup>2</sup>C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

**Note:** The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start



# 16.4.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz  $I^2C$  operation. See **Section 16.4.7 "Baud Rate"** for more detail. A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with 8 bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- 9. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.


### 16.4.7 BAUD RATE

In I<sup>2</sup>C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 16-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I<sup>2</sup>C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by  $\overline{ACK}$ ), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 16-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

# FIGURE 16-17: BAUD RATE GENERATOR BLOCK DIAGRAM



# TABLE 16-3: I<sup>2</sup>C<sup>™</sup> CLOCK RATE W/BRG


Fcy	FcY*2	FCY*2 BRG Value	
10 MHz	20 MHz	19h	400 kHz <sup>(1)</sup>
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz <sup>(1)</sup>
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz <sup>(1)</sup>
1 MHz	2 MHz	0Ah	100 kHz
1 MHz	2 MHz	00h	1 MHz <sup>(1)</sup>

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

# 16.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 16-18).





# 16.4.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING


To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If, at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.

### 16.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.



#### FIGURE 16-19: FIRST START BIT TIMING

# 16.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.


- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first 8 bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or 8 bits of data (7-bit mode).

#### 16.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

# FIGURE 16-20: REPEAT START CONDITION WAVEFORM



Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

# 16.4.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an  $\overline{ACK}$  bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 16-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all 7 address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 16.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

# 16.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

# 16.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$  and is set when the slave does not Acknowledge  $(\overline{ACK} = 1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

# 16.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

# 16.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


#### 16.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 16.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





#### 16.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 16-23).

# 16.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


# 16.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 16-24).


# 16.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

# FIGURE 16-23: ACKNOWLEDGE SEQUENCE WAVEFORM







#### 16.4.14 SLEEP OPERATION

While in Sleep mode, the  $I^2C$  module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 16.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 16.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 16.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $I^2C$  port to its Idle state (Figure 16-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

#### FIGURE 16-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 16.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 16-26).
- b) SCL is sampled low before SDA is asserted low (Figure 16-27).

During a Start condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 16-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to '0'. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 16-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to '0' and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.




#### FIGURE 16-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









# 16.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.


When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to '0'. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 16-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 16-30).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.





#### FIGURE 16-30: BUS COLLISION DURING A REPEATED START CONDITION (CASE 2)




#### 16.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to '0'. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 16-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 16-32).

#### FIGURE 16-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)



# FIGURE 16-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



© 2004 Microchip Technology Inc.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59
PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59
PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59
PORTC Da	ta Direction	Register						60
Synchrono	us Serial Po	rt Receive E	Buffer/Transi	mit Register				58
Synchrono	us Serial Po	rt Receive E	Buffer/Transi	mit Register				58
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	58
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	58
SMP	CKE	D/A	Р	S	R/W	UA	BF	58
	GIE/GIEH PSPIF PSPIE PSPIP PORTC Da Synchrono Synchrono WCOL GCEN	GIE/GIEHPEIE/GIELPSPIFADIFPSPIEADIEPSPIPADIPPORTC Data DirectionSynchronous Serial PoSynchronous Serial PoWCOLSSPOVGCENACKSTAT	GIE/GIEHPEIE/GIELTMR0IEPSPIFADIFRC1IFPSPIEADIERC1IEPSPIPADIPRC1IPPORTC Data Direction RegisterSynchronous Serial Port Receive ESynchronous Serial Port Receive EWCOLSSPOVSSPENGCENACKSTAT	GIE/GIEH       PEIE/GIEL       TMR0IE       INT0IE         PSPIF       ADIF       RC1IF       TX1IF         PSPIE       ADIE       RC1IE       TX1IE         PSPIP       ADIP       RC1IP       TX1IP         PORTC Data Direction Register       Synchronous Serial Port Receive Buffer/Trans         Synchronous Serial Port Receive Buffer/Trans         WCOL       SSPOV       SSPEN       CKP         GCEN       ACKSTAT       ACKDT       ACKEN	GIE/GIEH       PEIE/GIEL       TMR0IE       INT0IE       RBIE         PSPIF       ADIF       RC1IF       TX1IF       SSPIF         PSPIE       ADIE       RC1IE       TX1IE       SSPIE         PSPIP       ADIP       RC1IP       TX1IP       SSPIP         PORTC Data Direction Register       Synchronous Serial Port Receive Buffer/Transmit Register         Synchronous Serial Port Receive Buffer/Transmit Register         WCOL       SSPOV       SSPEN       CKP       SSPM3         GCEN       ACKSTAT       ACKDT       ACKEN       RCEN	GIE/GIEH       PEIE/GIEL       TMR0IE       INT0IE       RBIE       TMR0IF         PSPIF       ADIF       RC1IF       TX1IF       SSPIF       CCP1IF         PSPIE       ADIE       RC1IE       TX1IE       SSPIE       CCP1IE         PSPIP       ADIP       RC1IP       TX1IP       SSPIP       CCP1IP         PORTC Data Direction Register       Synchronous Serial Port Receive Buffer/Transmit Register       Synchronous Serial Port Receive Buffer/Transmit Register         Synchronous Serial Port Receive Buffer/Transmit Register       MCOL       SSPOV       SSPEN       CKP       SSPM3       SSPM2         GCEN       ACKSTAT       ACKDT       ACKEN       RCEN       PEN	GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFPSPIFADIFRC1IFTX1IFSSPIFCCP1IFTMR2IFPSPIEADIERC1IETX1IESSPIECCP1IETMR2IEPSPIPADIPRC1IPTX1IPSSPIPCCP1IPTMR2IPPORTC Data Direction RegisterSynchronous Serial Port Receive Buffer/Transmit RegisterSynchronous Serial Port Receive Buffer/Transmit RegisterWCOLSSPOVSSPENCKPSSPM3SSPM2SSPM1GCENACKSTATACKDTACKENRCENPENRSEN	GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFRBIFPSPIFADIFRC1IFTX1IFSSPIFCCP1IFTMR2IFTMR1IFPSPIEADIERC1IETX1IESSPIECCP1IETMR2IETMR1IEPSPIPADIPRC1IPTX1IPSSPIPCCP1IPTMR2IPTMR1IPPORTC Data Direction RegisterSynchronous Serial Port Receive Buffer/Transmit RegisterSynchronous Serial Port Receive Buffer/Transmit RegisterWCOLSSPOVSSPENCKPSSPM3SSPM2SSPM1SSPM0GCENACKSTATACKDTACKENRCENPENRSENSEN

# TABLE 16-4: REGISTERS ASSOCIATED WITH I<sup>2</sup>C<sup>™</sup> OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI™ mode.

# 17.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

PIC18F6310/6410/8310/8410 devices have three serial I/O modules: the MSSP module, discussed in the previous chapter and two Universal Synchronous Asynchronous Receiver Transmitter (USART) modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

There are two distinct implementations of the USART module in these devices: the Enhanced USART (EUSART), discussed here and the Addressable USART, discussed in the next chapter. For this device family, USART1 always refers to the EUSART, while USART2 is always the AUSART.

The EUSART and AUSART modules implement the same core features for serial communications; their basic operation is essentially the same. The EUSART module provides additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full-duplex) with:
  - Auto-wake-up on character reception
  - Auto-baud calibration
  - 12-bit Break character transmission
- Synchronous Master (half-duplex) with selectable clock polarity
- Synchronous Slave (half-duplex) with selectable clock polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX1/CK1 and RC7/RX1/DT1 as a USART:

- bit SPEN (RCSTA1<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)

Note: The USART control will automatically reconfigure the pin from input to output as needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control Register 1 (TXSTA1)
- Receive Status and Control Register 1 (RCSTA1)
- Baud Rate Control Register 1 (BAUDCON1)

The registers are described in Register 17-1, Register 17-2 and Register 17-3.

R 17-1:	TXSTA1: EUSART TRANSMIT STATUS AND CONTROL REGISTER										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0			
	CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D			
	bit 7							bit 0			
bit 7	CSRC: Clo	ock Source S	Select bit								
	<u>Asynchron</u> Don't care.										
		mode (cloc	k generated		om BRG)						
bit 6	1 = Select	Transmit En s 9-bit trans s 8-bit trans	mission								
bit 5	TXEN: Tra	nsmit Enabl	e bit <sup>(1)</sup>								
		mit enabled mit disabled									
	Note 1:	SREN/CR	EN overrides	TXEN in S	ync mode.						
bit 4	SYNC: AU	SART Mode	e Select bit								
		ronous moo hronous mo									
bit 3	SENDB: S	end Break (	Character bit								
	Asynchronous mode:										
	<ul> <li>1 = Send Sync Break on next transmission (cleared by hardware upon completion)</li> <li>0 = Sync Break transmission completed</li> </ul>										
	<u>Synchronous mode:</u> Don't care.										
bit 2	BRGH: Hig	gh Baud Rat	te Select bit								
	Asynchron 1 = High s 0 = Low si	speed									
	0 = Low speed <u>Synchronous mode:</u> Unused in this mode.										
bit 1	TRMT: Tra	nsmit Shift I	Register Stat	us bit							
	1 = TSR e 0 = TSR f										
bit 0	<b>TX9D:</b> 9th	bit of Trans	mit Data								
	Can be ad	dress/data b	oit or a parity	bit.							
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'			
	-n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	Inknown			

# REGISTER 17-1: TXSTA1: EUSART TRANSMIT STATUS AND CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
	bit 7	•		•				bit 0				
bit 7	SPEN: Ser	ial Port Ena	ble bit									
		-	d (configures d (held in Ro		d TX/CK pins	as serial p	ort pins)					
bit 6	<b>RX9:</b> 9-bit	Receive Ena	able bit									
		<ul><li>= Selects 9-bit reception</li><li>= Selects 8-bit reception</li></ul>										
bit 5	SREN: Sin	gle Receive	Enable bit									
	Asynchron	<u>ous mode</u> :										
	Don't care.											
		<u>us mode – I</u>										
		1 = Enables single receive										
	<ul> <li>Disables single receive</li> <li>This bit is cleared after reception is complete.</li> </ul>											
		us mode – S	-	·								
bit 4	CREN: Continuous Receive Enable bit											
	Asynchronous mode:											
	1 = Enables receiver											
	0 = Disables receiver <u>Synchronous mode:</u>											
			is receive ui	ntil enable bi	it CREN is cl	eared (CRF	N overrides	SREN)				
		es continuo						, onen,				
bit 3	ADDEN: Address Detect Enable bit											
	Asynchronous mode 9-bit (RX9 = 1):											
	1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8>											
	is set	oc addrocc	dotaction al	l bytec are r	eceived and	ninth hit co	n ha usad a	e parity hit				
			-bit (RX9 = $($	-	eceiveu anu	nintin dit ca	n be used a	s parity bit				
	Don't care.			<u>,</u>								
bit 2	FERR: Fra	ming Error b	oit									
		•		d by reading	RCREG reg	ister and re	ceiving next	t valid byte)				
	0 = No fraction		·		· · · ·		Ū.	• •				
bit 1	OERR: Ov	errun Error I	bit									
			h be cleared	by clearing	bit CREN)							
	0 = No ove											
bit 0		bit of Recei										
	This can be	e address/da	ata bit or a p	arity bit and	must be cale	culated by ι	user firmwar	e.				
	Legend:											
	R = Reada	ble bit	W = V	/ritable bit	U = Unim	plemented	bit, read as	<b>'</b> 0'				

# © 2004 Microchip Technology Inc.

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

REGISTER 17-3:	BAUDCON	I1: BAUD	RATE CO	NTROL RE	GISTER 1					
	R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN		
	bit 7							bit 0		
bit 7			-	Rollover Stat						
	(must b	<ul> <li>1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software)</li> <li>0 = No BRG rollover has occurred</li> </ul>								
bit 6	RCIDL: Red	RCIDL: Receive Operation Idle Status bit								
		<ul> <li>1 = Receive operation is Idle</li> <li>0 = Receive operation is active</li> </ul>								
bit 5	Unimpleme	ented: Read	<b>l as</b> '0'							
bit 4	SCKP: Syn	chronous C	lock Polarity	/ Select bit						
	<u>Asynchronc</u> Unused in t									
	<u>Synchronous mode:</u> 1 = Idle state for clock (CK) is a high level 0 = Idle state for clock (CK) is a low level									
bit 3	<b>BRG16:</b> 16	-bit Baud Ra	ate Register	r Enable bit						
				SPBRGH1 a SPBRG1 only			PBRGH1 va	alue ignored		
bit 2	Unimpleme	ented: Read	<b>l as</b> '0'							
bit 1	WUE: Wake	e-up Enable	bit							
	<ul> <li><u>Asynchronous mode:</u></li> <li>1 = EUSART will continue to sample the RX pin – interrupt generated on falling edge; cleared in hardware on following rising edge</li> <li>0 = RX pin not monitored or rising edge detected</li> </ul>							ng edge; bit		
	<u>Synchronou</u> Unused in t									
bit 0	ABDEN: AU	uto-Baud De	tect Enable	bit						
	<ul> <li><u>Asynchronous mode:</u></li> <li>1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion.</li> <li>0 = Baud rate measurement disabled or completed</li> </ul>									
	<u>Synchronou</u>									
	Unused in t	his mode.								
	Legend:									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown

# 17.1 EUSART Baud Rate Generator (BRG)

The BRG is a dedicated, 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON1<3>) selects 16-bit mode.

The SPBRGH1:SPBRG1 register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTA1<2>) and BRG16 (BAUDCON1<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 17-1 shows the formula for computation of the baud rate for different EUSART modes that only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH1:SPBRG1 registers can be calculated using the formulas in Table 17-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 17-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 17-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH1:SPBRG1 registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 17.1.1 OPERATION IN POWER MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG1 register pair.

# 17.1.2 SAMPLING

The data on the RX1 pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX1 pin.

TABLE 17-1:BAUD RATE FORMULAS

C	onfiguration B	its		Baud Rate Formula			
SYNC	BRG16	BRGH	BRG/EUSART Mode				
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]			
0	0	1	8-bit/Asynchronous				
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]			
0	1	1	16-bit/Asynchronous				
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]			
1	1	x	16-bit/Synchronous				

**Legend:** x = Don't care, n = Value of SPBRGH1:SPBRG1 register pair

# EXAMPLE 17-1: CALCULATING BAUD RATE ERROR

-	
For a device with FOSC of	16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate =	Fosc/(64 ([SPBRGH1:SPBRG1] + 1))
Solving for SPBRGH1:SPI	BRG1:
X =	((FOSC/Desired Baud Rate)/64) – 1
=	((1600000/9600)/64) – 1
=	[25.042] = 25
Calculated Baud Rate =	16000000/(64 (25 + 1))
=	9615
Error =	(Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate
=	(9615 - 9600)/9600 = 0.16%

# TABLE 17-2: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59
ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	60
GH1 Baud Rate Generator Register, High Byte								
G1 Baud Rate Generator Register, Low Byte								
	CSRC SPEN ABDOVF Baud Rate	CSRCTX9SPENRX9ABDOVFRCIDLBaud Rate Generator	CSRCTX9TXENSPENRX9SRENABDOVFRCIDL—Baud Rate Generator Register,	CSRCTX9TXENSYNCSPENRX9SRENCRENABDOVFRCIDL—SCKPBaud Rate Generator Register, High Byte	CSRCTX9TXENSYNCSENDBSPENRX9SRENCRENADDENABDOVFRCIDL—SCKPBRG16Baud Rate Generator Register, High Byte	CSRCTX9TXENSYNCSENDBBRGHSPENRX9SRENCRENADDENFERRABDOVFRCIDL—SCKPBRG16—Baud Rate Generator Register, High Byte	CSRCTX9TXENSYNCSENDBBRGHTRMTSPENRX9SRENCRENADDENFERROERRABDOVFRCIDL—SCKPBRG16—WUEBaud Rate Generator Register, High Byte	CSRCTX9TXENSYNCSENDBBRGHTRMTTX9DSPENRX9SRENCRENADDENFERROERRRX9DABDOVFRCIDL—SCKPBRG16—WUEABDENBaud RateGenerator Register, High Byte

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

	SYNC = 0, BRGH = 0, BRG16 = 0												
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	RATE (K) Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—	_	_	_	_	_	_	_	_	_	_	_	
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103	
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51	
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12	
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	—	
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	—	
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_	_	_	

### TABLE 17-3: BAUD RATES FOR ASYNCHRONOUS MODES

	<b>SYNC</b> = 0, <b>BRGH</b> = 0, <b>BRG16</b> = 0											
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51			
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12			
2.4	2.404	0.16	25	2403	-0.16	12	—	—	—			
9.6	8.929	-6.99	6	—	_	_	—	_	_			
19.2	20.833	8.51	2	—	_	_	—	_	_			
57.6	62.500	8.51	0	—	—	—	—	—	—			
115.2	62.500	-45.75	0	_	—	—	_	—	—			

	SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	e Rate <sup>%</sup> value		SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_	_	_	_	_	_	_	_	_	_	_
1.2	—	—	—	—	_	—	—	_	—	—	—	—
2.4	—	—	_	—	_	—	2.441	1.73	255	2403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4		_	—

	<b>SYNC =</b> 0, <b>BRGH =</b> 1, <b>BRG16 =</b> 0											
BAUD RATE	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	_	_	_	—	_	_	300	-0.16	207			
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51			
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25			
9.6	9.615	0.16	25	9615	-0.16	12	_	_	_			
19.2	19.231	0.16	12	—	—	—	_	—	—			
57.6	62.500	8.51	3	—	—	—	—	—	—			
115.2	125.000	8.51	1	—	_	_	—	_	—			

		SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	300	-0.04	1665		
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1201	-0.16	415		
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2403	-0.16	207		
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51		
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25		
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8		
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4		—	—		

TABLE 17-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED	)
--	---

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Foso	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.04	832	300	-0.16	415	300	-0.16	207				
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51				
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25				
9.6	9.615	0.16	25	9615	-0.16	12	—	—	—				
19.2	19.231	0.16	12	_	_	—	_	_	—				
57.6	62.500	8.51	3	—	—	—	—	—	—				
115.2	125.000	8.51	1	_	—	—	_	—	—				

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1													
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	300	-0.01	6665			
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1200	-0.04	1665			
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2400	-0.04	832			
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9615	-0.16	207			
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19230	-0.16	103			
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57142	0.79	34			
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117647	-2.12	16			

		SYN	IC = 0, BRO	GH = 1, BF	RG16 = 1	or SYNC =	= 1, BRG1	6 = 1		
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	3332	300	-0.04	1665	300	-0.04	832	
1.2	1.200	0.04	832	1201	-0.16	415	1201	-0.16	207	
2.4	2.404	0.16	415	2403	-0.16	207	2403	-0.16	103	
9.6	9.615	0.16	103	9615	-0.16	51	9615	-0.16	25	
19.2	19.231	0.16	51	19230	-0.16	25	19230	-0.16	12	
57.6	58.824	2.12	16	55555	3.55	8	—	—	—	
115.2	111.111	-3.55	8	—	—	—		—	—	

© 2004 Microchip Technology Inc.

# 17.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 17-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX1 signal, the RX1 signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value, 55h (ASCII "U", which is also the LIN bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG1 begins counting up, using the preselected clock source on the first rising edge of RX1. After eight bits on the RX1 pin or the fifth rising edge, an accumulated value totalling proper BRG period is left in the the SPBRGH1:SPBRG1 register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON1<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 17-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG1 and SPBRGH1 will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH1 register. Refer to Table 17-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RC1IF interrupt is set once the fifth rising edge on RX1 is detected. The value in the RCREG1 needs to be read to clear the RC1IF interrupt. The contents of RCREG1 should be discarded.

- **Note 1:** If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

#### TABLE 17-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

**Note:** During the ABD sequence, SPBRG1 and SPBRGH1 are both used as a 16-bit counter, independent of the BRG16 setting.

# 17.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG1 cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

BRG Value	XXXXh	0000h		001Ch
RX1 pin		Start	- Edge #1 - Edge #2 - Edge #3 - Edge #4 Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7	CEdge #5
BRG Clock	LUMIN KANTLANTUMI LEANALAAN	huuuuuuu		
ABDEN bit	Set by User	; 		Auto-Cleared
RC1IF bit (Interrupt)		1 1 1 1		
Read RCREG1		1 1 1 1		//
SPBRG1		ı	XXXXh	X 1Ch
SPBRGH1			XXXXh	) 00h
Note: The	ABD sequence re	quires the EUSART moc	lule to be configured in Asynchronous mode and WUE = 0.	

# FIGURE 17-1: AUTOMATIC BAUD RATE CALCULATION

# FIGURE 17-2: BRG OVERFLOW SEQUENCE

BRG Clock	
ABDEN bit	
RX1 pin	Start Bit 0
ABDOVF bit	
BRG Value	XXXXh         0000h         X

# 17.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA1<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA1<2> and BAUDCON1<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

#### 17.2.1 EUSART ASYNCHRONOUS TRANSMITTER


The EUSART transmitter block diagram is shown in Figure 17-3. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG1. The TXREG1 register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG1 register (if available).

Once the TXREG1 register transfers the data to the TSR register (occurs in one TCY), the TXREG1 register is empty and the TX1IF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TX1IE (PIE1<4>). TX1IF will be set regardless of the state of TX1IE; it cannot be cleared in software. TX1IF is also not cleared immediately upon loading TXREG1, but becomes valid in the second instruction cycle following the load instruction. Polling TX1IF immediately following a load of TXREG1 will return invalid results.


While TX1IF indicates the status of the TXREG1 register, another bit, TRMT (TXSTA1<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data								
	memory so it is not available to the user.								
2:	Flag bit TX1IF is set when enable bit TXEN is set.								
To set up an Asynchronous Transmission:									


- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TX1IE.
- 4. If 9-bit transmission is desired, set transmit bit TX9; can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TX1IF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG1 register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



# FIGURE 17-3: EUSART TRANSMIT BLOCK DIAGRAM



# FIGURE 17-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



#### TABLE 17-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57		
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59		
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59		
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59		
TXREG1	EUSART T	ransmit Reg	ister						59		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59		
BAUDCON1	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	60		
SPBRGH1	Baud Rate	Baud Rate Generator Register High Byte									
SPBRG1	Baud Rate	Generator F	Register Lov	v Byte					59		

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

# 17.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 17-6. The data is received on the RX1 pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RC1IE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RC1IF will be set when reception is complete and an interrupt will be generated if enable bit RC1IE was set.
- 7. Read the RCSTA1 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG1 register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

# 17.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT


This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RC1IP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RC1IF bit will be set when reception is complete. The interrupt will be Acknowledged if the RC1IE and GIE bits are set.
- 8. Read the RCSTA1 register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG1 to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

# FIGURE 17-6: EUSART RECEIVE BLOCK DIAGRAM



# FIGURE 17-7: ASYNCHRONOUS RECEPTION



### TABLE 17-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	57	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59	
RCREG1	EUSART R	Receive Regi	ster						59	
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59	
BAUDCON1	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	60	
SPBRGH1	Baud Rate	Baud Rate Generator Register High Byte								
SPBRG1	Baud Rate	Generator F	Register Lov	v Byte					59	
Lanandi	· · ·	بالمعلما المعلقات								

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

### 17.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up, due to activity on the RX1/DT1 line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX1/DT1 is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX1/DT1 line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RC1IF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 17-8) and asynchronously, if the device is in Sleep mode (Figure 17-9). The interrupt condition is cleared by reading the RCREG1 register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RX1 line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

### 17.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX1/DT1, information with any state changes before the Stop bit may signal a false end-of-character and cause data or framing errors. Therefore, to work properly, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices, or 000h (12 bits) for LIN bus.


Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

# 17.2.4.2 Special Considerations Using the WUE Bit


The timing of WUE and RC1IF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RC1IF bit. The WUE bit is cleared after this when a rising edge is seen on RX1/DT1. The interrupt condition is then cleared by reading the RCREG1 register. Ordinarily, the data in RCREG1 will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RC1IF flag is set should not be used as an indicator of the integrity of the data in RCREG1. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.



### FIGURE 17-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



# 17.2.5 BREAK CHARACTER SEQUENCE

The Enhanced USART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG1 will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG1 for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 17-10 for the timing of the Break character sequence.

#### 17.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.

- 3. Load the TXREG1 with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG1 to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG1 becomes empty, as indicated by the TX1IF, the next data byte can be written to TXREG1.


# 17.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 17.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX1/DT1, cause an RC1IF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TX1IF interrupt is observed.



# FIGURE 17-10: SEND BREAK CHARACTER SEQUENCE

# 17.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA1<7>), is set in order to configure the TX1 and RX1 pins to CK1 (clock) and DT1 (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK1 line. Clock polarity is selected with the SCKP bit (BAUDCON<4>); setting SCKP sets the Idle state on CK1 as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

#### 17.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION


The EUSART transmitter block diagram is shown in Figure 17-3. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG1. The TXREG1 register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG1 (if available).

Once the TXREG1 register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG1 is empty and the TX1IF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TX1IE (PIE1<4>). TX1IF is set regardless of the state of enable bit TX1IE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG1 register.

While flag bit TX1IF indicates the status of the TXREG1 register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.


To set up a Synchronous Master Transmission:

- Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TX1IE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG1 register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



# FIGURE 17-11: SYNCHRONOUS TRANSMISSION

# PIC18F6310/6410/8310/8410



# FIGURE 17-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

# TABLE 17-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59	
TXREG1	EUSART T	ransmit Reg	ister						59	
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59	
BAUDCON1	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	60	
SPBRGH1	Baud Rate	Baud Rate Generator Register High Byte								
SPBRG1	Baud Rate	Generator F	Register Lov	v Byte					59	

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

#### 17.3.2 EUSART SYNCHRONOUS MASTER RECEPTION


Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA1<5>), or the Continuous Receive Enable bit, CREN (RCSTA1<4>). Data is sampled on the RX1 pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGH1:SPBRG1 registers for the 1. appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- Enable the synchronous master serial port by 2. setting bits SYNC, SPEN and CSRC.

- 3 Ensure bits CREN and SREN are clear.
- If interrupts are desired, set enable bit RC1IE. 4.
- 5. If 9-bit reception is desired, set bit RX9.
- If a single reception is required, set bit SREN. 6. For continuous reception, set bit CREN.
- 7 Interrupt flag bit RC1IF will be set when reception is complete and an interrupt will be generated if the enable bit RC1IE was set.
- 8. Read the RCSTA1 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the 9 RCREG1 register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



#### **TABLE 17-8**: **REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57			
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59			
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59			
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59			
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59			
RCREG1	EUSART R	eceive Regi	ster						59			
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59			
BAUDCON1	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	60			
SPBRGH1	3RGH1 Baud Rate Generator Register High Byte											
SPBRG1 Baud Rate Generator Register Low Byte												
<b>Legend:</b> — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.												

gena

# 17.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK1 pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

#### 17.4.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG1 and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG1 register.
- c) Flag bit TX1IF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG1 register will transfer the second word to the TSR and flag bit TX1IF will now be set.
- e) If enable bit TX1IE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TX1IE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG1x register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57			
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59			
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59			
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59			
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59			
TXREG1	EUSART T	ransmit Regi	ster						59			
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59			
BAUDCON1	ABDOVF	ABDOVF RCIDL - SCKP BRG16 - WUE ABDEN										
SPBRGH1	Baud Rate Generator Register High Byte											
SPBRG1	Baud Rate Generator Register Low Byte											

# TABLE 17-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

### 17.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of Sleep or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG1 register; if the RC1IE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RC1IE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RC1IF will be set when reception is complete. An interrupt will be generated if enable bit RC1IE was set.
- 6. Read the RCSTA1 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG1 register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57		
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59		
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59		
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59		
RCREG1	EUSART F	Receive Regi	ster						59		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59		
BAUDCON1	ABDOVF	ABDOVF RCIDL - SCKP BRG16 - WUE ABDEN									
SPBRGH1	Baud Rate Generator Register High Byte										
SPBRG1	Baud Rate Generator Register Low Byte										

# TABLE 17-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

NOTES:

# 18.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (AUSART)

The Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) module is very similar in function to the Enhanced USART module, discussed in the previous chapter. It is provided as an additional channel for serial communication with external devices, for those situations that do not require auto-baud detection or LIN bus support.

The AUSART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

The pins of the AUSART module are multiplexed with the functions of PORTG (RG1/TX2/CK2 and RG2/RX2/DT2, respectively). In order to configure these pins as an AUSART:

- bit SPEN (RCSTA2<7>) must be set (= 1)
- bit TRISG<2> must be set (= 1)
- bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes
- bit TRISG<1> must be set (= 1) for Synchronous Slave mode

Note: The USART control will automatically reconfigure the pin from input to output as needed.

The operation of the Addressable USART module is controlled through two registers, TXSTA2 and RXSTA2. These are detailed in Register 18-1 and Register 18-2 respectively.

R 18-1:	TXSTA2:	AUSART T	RANSMIT	STATUS A	AND CONT	ROL REG	ISTER	
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	—	BRGH	TRMT	TX9D
	bit 7							bit 0
bit 7	CSRC: Clo	ock Source S	Select bit					
	Asynchron Don't care.							
		mode (cloc	k generated from externa		om BRG)			
bit 6	<b>TX9:</b> 9-bit	Transmit En	able bit					
		s 9-bit trans s 8-bit trans						
bit 5	TXEN: Tra	nsmit Enabl	e bit <sup>(1)</sup>					
		nit enabled nit disabled						
	Note 1:	SREN/CRE	EN overrides	TXEN in Sy	ync mode.			
bit 4	SYNC: AU	SART Mode	e Select bit					
		ronous mod hronous mo						
bit 3	Unimplem	ented: Rea	<b>d as</b> '0'					
bit 2	BRGH: Hig	gh Baud Rat	e Select bit					
	Asynchron							
	1 = High s 0 = Low s							
	Synchrono							
	Unused in							
bit 1	TRMT: Tra	nsmit Shift F	Register State	us bit				
	1 = TSR e 0 = TSR fu							
bit 0	<b>TX9D:</b> 9th	bit of Transr	nit Data					
	Can be add	dress/data b	it or a parity	bit.				
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	'0'
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is ι	Inknown
					-		-	

# REGISTER 18-1: TXSTA2: AUSART TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0
SPEN: S	erial Port Ena	ble bit					
	I port enabled I port disable			d TX/CK pins	s as serial po	ort pins)	
<b>RX9:</b> 9-bi	t Receive Ena	able bit					
	cts 9-bit recep cts 8-bit recep						
<u>Asynchro</u> Don't care <u>Synchron</u>	ous mode – N	Master:					
0 = Disal	oles single rec oles single rec cleared after	ceive	complete.				
<u>Synchron</u> Don't care	<u>ous mode – S</u> e.	<u>Slave:</u>					
CREN: C	ontinuous Re	ceive Enabl	e bit				
1 = Enab	nous mode: les receiver bles receiver						
1 = Enab	ous mode: les continuou ples continuo		ntil enable bi	t CREN is cl	eared (CRE	N overrides	SREN)
ADDEN:	Address Dete	ct Enable b	it				
	<u>nous mode 9</u> les address d t			upt and load	s the receiv	e buffer wh	en RSR<
0 = Disal	oles address	detection, al	l bytes are r	eceived and	ninth bit ca	n be used a	s parity b
<u>Asynchro</u> Don't care	<u>nous mode 9</u> . e.	<u>-bit (RX9 = 0</u>	<u>)</u> :				
FERR: Fi	aming Error b	bit					
	iing error (car aming error	n be updated	d by reading	RCREG reg	ister and re	ceiving next	valid by
OERR: O	verrun Error I	oit					
	run error (car verrun error	be cleared	by clearing	bit CREN)			
RX9D: 9t	h bit of Recei	ved Data					
This can	be address/da	ata bit or a p	arity bit and	must be cal	culated by u	ıser firmwar	e.
Legend:							
R = Read	able bit	VV = V	Vritable bit	U = Unin	nplemented	bit, read as	'0'
1		(4) -		(O) D'( '		D'' '	

# REGISTER

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# 18.1 AUSART Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit generator that supports both the Asynchronous and Synchronous modes of the AUSART.

The SPBRG2 register controls the period of a free running timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different AUSART modes, which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG2 register can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRG2 register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 18.1.1 OPERATION IN POWER MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG2 register.

#### 18.1.2 SAMPLING

The data on the RX2 pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX2 pin.

# TABLE 18-1: BAUD RATE FORMULAS

Configur	ation Bits	BRG/AUSART Mode	Baud Rate Formula			
SYNC	BRGH	BRG/AUSART Mode				
0	0	Asynchronous	Fosc/[64 (n + 1)]			
0	1	Asynchronous	Fosc/[16 (n + 1)]			
1	x	Synchronous	Fosc/[4 (n + 1)]			

**Legend:** x = Don't care, n = Value of SPBRG2 register

# EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

	f 16 MHz, desired baud rate of 9600, Asynchronous mode, BRGH = 0:	
Desired Baud Rate	Fosc/(64 ([SPBRG2] + 1))	
Solving for SPBRG2:		
Х	((FOSC/Desired Baud Rate)/64) – 1	
	((1600000/9600)/64) - 1	
	[25.042] = 25	
Calculated Baud Rate	16000000/(64 (25 + 1))	
	9615	
Error	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate	
	(9615 - 9600)/9600 = 0.16%	

# TABLE 18-2: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
TXSTA2	CSRC	CSRC TX9 TXEN SYNC — BRGH TRMT TX9D								
RCSTA2	STA2 SPEN RX9 SREN CREN ADDEN FERR OERR RX9D									
SPBRG2	Baud Rate Generator Register									

Legend: Shaded cells are not used by the BRG.

						BRG	<b>H</b> = 0					
	Fosc	= 40.000	0 MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	_	_	_	_	_	—	_	_	_	_	
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	—	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_		—

#### TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES

					BRGH =	0				
	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51	
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12	
2.4	2.404	0.16	25	2403	-0.16	12	—	—	—	
9.6	8.929	-6.99	6	—	—	_	—	_	_	
19.2	20.833	8.51	2	—	—	_	—	_	_	
57.6	62.500	8.51	0	—	_	_	—	_	_	
115.2	62.500	-45.75	0	—		—	—		—	

						BRG	<b>H</b> = 1					
BAUD	Fosc	= 40.000	) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—		_		_		_	_	_	_	_	_
1.2	—	_	_	—	—	—	—	_	—	—	—	—
2.4	-	_	_	—	_	—	2.441	1.73	255	2403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_

		BRGH = 1										
BAUD	Foso	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	_	_	_		_	_	300	-0.16	207			
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51			
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25			
9.6	9.615	0.16	25	9615	-0.16	12	_	_	—			
19.2	19.231	0.16	12	_	_	_	_	_	—			
57.6	62.500	8.51	3	—	_	_	—	_	_			
115.2	125.000	8.51	1	—	—	_	—	—	—			

© 2004 Microchip Technology Inc.

# 18.2 AUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA2<4>). In this mode, the AUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The AUSART transmits and receives the LSb first. The AUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH bit (TXSTA2<2>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the AUSART module consists of the following important elements:

- · Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 18.2.1 AUSART ASYNCHRONOUS TRANSMITTER

The AUSART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG2. The TXREG2 register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG2 register (if available).

Once the TXREG2 register transfers the data to the TSR register (occurs in one TCY), the TXREG2 register is empty and the TX2IF flag bit (PIR3<4>) is set. This


interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TX2IE (PIE3<4>). TX2IF will be set regardless of the state of TX2IE; it cannot be cleared in software. TX2IF is also not cleared immediately upon loading TXREG2, but becomes valid in the second instruction cycle following the load instruction. Polling TX2IF immediately following a load of TXREG2 will return invalid results.

While TX2IF indicates the status of the TXREG2 register, another bit, TRMT (TXSTA2<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1:	The TSR register is not mapped in data memory so it is not available to the user.
2:	Flag bit TX2IF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:


- 1. Initialize the SPBRG2 register for the appropriate baud rate. Set or clear the BRGH bit, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TX2IE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TX2IF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG2 register (starts transmission).
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



# FIGURE 18-1: AUSART TRANSMIT BLOCK DIAGRAM



# FIGURE 18-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



#### TABLE 18-4: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR3		—	RC2IF	TX2IF	—	—	_	CCP3IF	59
PIE3	—	—	RC2IE	TX2IE	_	—	_	CCP3IE	59
IPR3	—	—	RC2IP	TX2IP	—	—	_	CCP3IP	59
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	60
TXREG2	AUSART T	ransmit Reg	ister						60
TXSTA2	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	60
SPBRG2	Baud Rate	Generator F	Register						60

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

© 2004 Microchip Technology Inc.

# 18.2.2 AUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-4. The data is received on the RX2 pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRG2 register for the appropriate baud rate. Set or clear the BRGH bit, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RC2IE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RC2IF will be set when reception is complete and an interrupt will be generated if enable bit RC2IE was set.
- 7. Read the RCSTA2 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG2 register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

# 18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT


This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRG2 register for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RC2IP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RC2IF bit will be set when reception is complete. The interrupt will be Acknowledged if the RC2IE and GIE bits are set.
- 8. Read the RCSTA2 register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG2 to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

# FIGURE 18-4: AUSART RECEIVE BLOCK DIAGRAM



### FIGURE 18-5: ASYNCHRONOUS RECEPTION



### TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR3	—	—	RC2IF	TX2IF	—	—	—	CCP3IF	59
PIE3	—	—	RC2IE	TX2IE	—	_	_	CCP3IE	59
IPR3	—	—	RC2IP	TX2IP	—	_	_	CCP3IP	59
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	60
RCREG2	AUSART R	Receive Regi	ster						60
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	60
SPBRG2	Baud Rate	Generator F	Register						60

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

# 18.3 AUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA2<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA2<4>). In addition, enable bit SPEN (RCSTA2<7>) is set in order to configure the TX2 and RX2 pins to CK2 (clock) and DT2 (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK2 line.


#### 18.3.1 AUSART SYNCHRONOUS MASTER TRANSMISSION

The AUSART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG2. The TXREG2 register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG2 (if available). Once the TXREG2 register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG2 is empty and the TX2IF flag bit (PIR3<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit TX2IE (PIE3<4>). TX2IF is set regardless of the state of enable bit TX2IE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG2 register.

While flag bit TX2IF indicates the status of the TXREG2 register, another bit, TRMT (TXSTA2<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.


To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG2 register for the appropriate baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TX2IE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG2 register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



# FIGURE 18-6: SYNCHRONOUS TRANSMISSION

# PIC18F6310/6410/8310/8410



# FIGURE 18-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

#### TABLE 18-6: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	57
PIR3	—	—	RC2IF	TX2IF	—	_		CCP3IF	59
PIE3	—	—	RC2IE	TX2IE	—	_	_	CCP3IE	59
IPR3	_	—	RC2IP	TX2IP	—	—	—	CCP3IP	59
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	60
TXREG2	AUSART T	ransmit Reg	ister						60
TXSTA2	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	60
SPBRG2	Baud Rate	Generator F	Register						60

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

### 18.3.2 AUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA2<5>), or the Continuous Receive Enable bit, CREN (RCSTA2<4>). Data is sampled on the RX2 pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRG2 register for the appropriate baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.

**FIGURE 18-8:** 

- 4. If interrupts are desired, set enable bit RC2IE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit, RC2IF, will be set when reception is complete and an interrupt will be generated if the enable bit RC2IE was set.
- 8. Read the RCSTA2 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG2 register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

RX2/DT2 pin _	) 1	bit 0	bit 1	bit 2	, bit 3	bit 4	bit 5	bit 6	bit 7	1
TX2/CK2 pin		<u>;</u>							л <u>і</u> т	• •
Write to _ bit SREN	'		• •	1 	1 	•		1 1 1	1 1	• •
SREN bit _			1 1 1		1 				÷	1 1
CREN bit	'0'		1					1	1	ʻ0ʻ
RC2IF bit (Interrupt) –			, , ,		, ,			, , ,		: :
Read - RCREG2	1 1 1	1	1	1 1	1 1			1	1	

SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

# TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR3	—	—	RC2IF	TX2IF	—	—	—	CCP3IF	59
PIE3	—	—	RC2IE	TX2IE	—	—	_	CCP3IE	59
IPR3	—	—	RC2IP	TX2IP	—	—	—	CCP3IP	59
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	60
RCREG2	AUSART R	eceive Regis	ster						60
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	60
SPBRG2	Baud Rate	Generator R	egister Low	Byte					60

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

# 18.4 AUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit CSRC (TXSTA2<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK2 pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

#### 18.4.1 AUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG2 and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG2 register.
- c) Flag bit TX2IF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG2 register will transfer the second word to the TSR and flag bit TX2IF will now be set.
- e) If enable bit TX2IE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TX2IE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG2 register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR3			RC2IF	TX2IF	_	_	_	CCP3IF	59
PIE3	_	_	RC2IE	TX2IE	—	—	_	CCP3IE	59
IPR3	—	—	RC2IP	TX2IP	—	—	_	CCP3IP	59
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	60
TXREG2	AUSART T	ransmit Regi	ster						60
TXSTA2	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	60
SPBRG2	Baud Rate Generator Register Low Byte								60

#### TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 18.4.2 AUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep, or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG2 register; if the RC2IE enable bit is set, the interrupt generated will wake the chip from low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RC2IE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RC2IF will be set when reception is complete. An interrupt will be generated if enable bit RC2IE was set.
- Read the RCSTA2 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG2 register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR3	—	—	RC2IF	TX2IF	—	_	_	CCP3IF	59
PIE3	—	—	RC2IE	TX2IE	—	_	_	CCP3IE	59
IPR3		—	RC2IP	TX2IP	—	_	—	CCP3IP	59
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	60
RCREG2	AUSART F	Receive Regi	ster						60
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	60
SPBRG2	Baud Rate	Generator F	Register Low	v Byte					60

#### TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

# 19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 12 inputs for the PIC18FX310/X410 devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification.

# REGISTER 19-1: ADCON0 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-2 CHS3:CHS0: Analog Channel Select bits
  - 0000 = Channel 0 (AN0)
  - 0001 = Channel 1 (AN1)
  - 0010 = Channel 2 (AN2)
  - 0011 = Channel 3 (AN3)
  - 0100 = Channel 4 (AN4) 0101 = Channel 5 (AN5)
  - 0101 = Channel 6 (AN6)
  - 0111 = Channel 7 (AN7)
  - 1000 = Channel 8 (AN8)
  - 1001 = Channel 9 (AN9)
  - 1010 = Channel 10 (AN10)
  - 1011 = Channel 11 (AN11)
  - 1100 = Unimplemented<sup>(1)</sup>
  - 1101 = Unimplemented<sup>(1)</sup>
  - 1110 = Unimplemented<sup>(1)</sup>
  - 1111 = Unimplemented<sup>(1)</sup>

**Note 1:** Performing a conversion on unimplemented channels will return a floating input measurement.

bit 1 GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0 ADON: A/D On bit

1 = A/D converter module is enabled

0 = A/D converter module is disabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# PIC18F6310/6410/8310/8410

#### **REGISTER 19-2: ADCON1 REGISTER**

U-0	U-0	R/W-0	R/W-0	R/W-q	R/W-q	R/W-q	R/W-q
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 **VCFG1:** Voltage Reference Configuration bit (VREF- source):

1 = VREF- (AN2)

0 = AVSS

bit 4 **VCFG0:** Voltage Reference Configuration bit (VREF+ source): 1 = VREF+ (AN3)

0 = AVDD

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN11	AN10	AN9	AN8	AN7	ANG	AN5	AN4	AN3	AN2	AN1	ANO
0000	А	А	Α	Α	Α	А	Α	А	Α	Α	Α	Α
0001	А	А	А	Α	А	А	А	А	Α	Α	Α	Α
0010	А	А	А	Α	А	А	А	А	Α	Α	Α	Α
0011	А	А	А	Α	Α	А	Α	А	Α	Α	Α	Α
0100	D	А	А	Α	Α	А	Α	А	Α	Α	Α	Α
0101	D	D	А	Α	Α	А	Α	А	Α	Α	Α	Α
0110	D	D	D	Α	А	А	А	А	А	А	Α	А
0111	D	D	D	D	А	А	А	А	А	А	Α	А
1000	D	D	D	D	D	А	Α	А	А	А	Α	А
1001	D	D	D	D	D	D	А	А	А	А	Α	А
1010	D	D	D	D	D	D	D	А	А	А	Α	А
1011	D	D	D	D	D	D	D	D	А	А	Α	А
1100	D	D	D	D	D	D	D	D	D	А	Α	А
1101	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# PIC18F6310/6410/8310/8410


REGISTER 19-3:	ADCON2	REGISTER						
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
	bit 7							bit 0
bit 7	ADFM: A/D	Result For	mat Select b	bit				
	1 = Right ju 0 = Left jus							
bit 6	Unimplem	ented: Read	<b>d as</b> '0'					
bit 5-3	ACQT2:AC	<b>:QT0:</b> A/D A	cquisition T	ime Select b	oits			
	111 <b>= 20 T</b>	AD						
	110 <b>= 16 T</b>							
	$101 = 12 T_{0}$							
	100 = 8 TAI 011 = 6 TAI							
	011 = 6 TAI 010 = 4 TAI							
	010 = 4 TA							
	000 <b>= 0</b> TAI	<sub>D</sub> (1)						
bit 2-0	ADCS2:AD	DCS0: A/D C	Conversion (	Clock Select	bits			
	111 = FRC	(clock deriv	ed from A/D	RC oscillate	or) <sup>(1)</sup>			
	110 = Foso							
	101 = Foso							
	100 = FOS(		od from A/D	RC oscillato	-r)(1)			
	011 = FRC 010 = FOSC			RC OSCIIIAU	J)()(			
	001 = Fost							
	000 = Fost	c/2						
	Note 1:	added befo		ource is sele lock starts. T rsion.				
	Legend:							]

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.



Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and the A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1.



# FIGURE 19-1: A/D BLOCK DIAGRAM

The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 19.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:


- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON2)
  - Select A/D conversion clock (ADCON2)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0 register)


- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared OR

• Waiting for the A/D interrupt

- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 3 TAD is required before the next acquisition starts.

#### FIGURE 19-2: A/D TRANSFER FUNCTION





# FIGURE 19-3: ANALOG INPUT MODEL

# **19.1** A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
			acitor is disco	onne	ected from	n the
	input p	in.				

#### EQUATION 19-1: ACQUISITION TIME

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

TACQ =	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
=	TAMP + TC + TCOFF

#### EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
or TC	=	-(Chold)(Ric + Rss + Rs) ln(1/2048)

#### EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	$(\text{Temp} - 25^{\circ}\text{C})(0.02 \ \mu\text{s}/^{\circ}\text{C})$ (50°C - 25°C)(0.02 \ \mu\text{s}/^{\circ}\text{C}) 1.2 \ \mu\text{s}
Tempera	ature c	oefficient is only required for temperatures $> 25^{\circ}$ C. Below $25^{\circ}$ C, TCOFF = 0 ms.
ТС	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2047) \ \mu s$ -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004883) $\mu s$ 5.03 $\mu s$
TACQ	=	$0.2 \ \mu s + 5 \ \mu s + 1.2 \ \mu s$ $6.4 \ \mu s$

## 19.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended, or if the conversion has begun.

## 19.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (approximately 2  $\mu$ s, see parameter 130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock S	ource (TAD)	Maximum Device Frequency								
Operation	ADCS2:ADCS0	PIC18F6X10/8X10	PIC18LF6X10/8X10 <sup>(4)</sup>							
2 Tosc	000	1.25 MHz	666 kHz							
4 Tosc	100	2.50 MHz	1.33 MHz							
8 Tosc	001	5.00 MHz	2.66 MHz							
16 Tosc	101	10.0 MHz	5.33 MHz							
32 Tosc	010	20.0 MHz	10.65 MHz							
64 Tosc	110	40.0 MHz	21.33 MHz							
RC <sup>(3)</sup>	x11	1.00 MHz <sup>(1)</sup>	1.00 MHz <sup>(2)</sup>							

## TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

**Note 1:** The RC source has a typical TAD time of 4  $\mu$ s.

- 2: The RC source has a typical TAD time of 6 μs.
- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power (PIC18LFXXXX) devices only.

#### 19.4 Operation in Power Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power managed mode.

If the A/D is expected to operate while the device is in a power managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power managed mode clock that will be used. After the power managed mode is entered, an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power managed mode clock source until the conversion has been completed. If desired, the device may be placed into the conversion.

If the power managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

## 19.5 Configuring Analog Port Pins

The ADCON1, TRISA and TRISF registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

## **19.6** A/D Conversions

Figure 19-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-5 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.


## 19.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unity-gain amplifier as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

## FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



## FIGURE 19-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



© 2004 Microchip Technology Inc.

## 19.8 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	59
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	59
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	59
PIR2	OSCFIF	CMIF	—	—	BCLIF	HLVDIF	TMR3IF	CCP2IF	59
PIE2	OSCFIE CMIE — — BCLIE HLVDIE TMR3IE CCP2IE								59
IPR2	OSCFIP CMIP — — BCLIP HLVDIP TMR3IP CCP2IP								59
ADRESH	A/D Result	Register Hig	gh Byte						58
ADRESL	A/D Result	Register Lov	w Byte						58
ADCON0	—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	58
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	58
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	58
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	60
TRISA	TRISA7 <sup>(1)</sup> TRISA6 <sup>(1)</sup> PORTA Data Direction Register								60
PORTF	Read PORTF pins, Write LATF Latch								
TRISF	PORTF Data Direction Register								60
LATF	PORTF Out	put Data Lat	ch						60
LATF		•							60

 TABLE 19-2:
 REGISTERS ASSOCIATED WITH A/D OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

**Note 1:** These pins may be configured as port pins depending on the oscillator mode selected.

## 20.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RF3 through RF6, as well as the on-chip voltage reference (see Section 21.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 20-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 20-1.

R 20-1:	CMCON R	EGISTER						
	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
	bit 7	·			·		·	bit 0
bit 7		omparator 2	Output bit					
	When C2IN							
		+ > C2 VIN-						
		+ < C2 VIN-						
	When C2IN							
		+ < C2 VIN- + > C2 VIN-						
L:1.0			O					
bit 6		omparator 1	Output bit					
	$\frac{\text{When C1IN}}{1 - C1 \text{VIN}}$	NV = 0: + > C1 VIN-						
		+ < C1 VIN-						
	When C1IN							
		+ < C1 VIN-						
	0 = C1 VIN	+ > C1 VIN-						
bit 5	C2INV: Co	mparator 2 C	Dutput Inver	sion bit				
	1 = C2 out	put inverted						
	0 = C2 out	put not inver	ted					
bit 4	C1INV: Co	mparator 1 C	Dutput Inver	sion bit				
	1 = C1 out	put inverted						
	0 = C1 out	put not inver	ted					
bit 3	CIS: Comp	arator Input	Switch bit					
		2:CM0 = 110						
		I- connects t		)				
	-	I- connects t		1				
		I- connects t I- connects t						
	-							
bit 2-0		Comparato						
	Figure 20-7	1 shows the	Comparator	modes and	the CM2:C	NU bit settin	igs.	
	Legend:							
	Legenu.							

#### **REGISTER 20-1: CMCON REGISTER**

© 2004 Microchip Technology Inc.

R = Readable bit

-n = Value at POR

W = Writable bit

'1' = Bit is set

x = Bit is unknown


U = Unimplemented bit, read as '0'

'0' = Bit is cleared

## 20.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 20-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Section 26.0 "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



## 20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time.

## 20.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).




FIGURE 20-2: SINGLE COMPARATOR

## 20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same, or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD and can be applied to either pin of the comparator(s).

#### 20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 21.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

## 20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 26.0 "Electrical Characteristics").

## 20.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF2 and RF1 I/O pins. When enabled, multiplexors in the output path of the RF2 and RF1 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISF bits will still function as an output enable/ disable for the RF2 and RF1 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
  - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.





## 20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register
	(C1OUT or C2OUT) should occur when a
	read operation is being executed (start of
	the Q2 cycle), then the CMIF (PIR
	registers) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

## 20.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

#### 20.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Reset mode (CM2:CM0 = 000). This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparators are powered down during the Reset interval.

## 20.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.






TABLE 20-1:	<b>REGISTERS ASSOCIATED WITH COMPARATOR MODULE</b>
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	59
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	59
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR2	OSCFIF	CMIF	—	_	BCLIF	HLVDIF	TMR3IF	CCP2IF	59
PIE2	OCSFIE	CMIE			BCLIE	HLVDIE	TMR3IE	CCP2IE	59
IPR2	OSCFIP	CMIP	_	_	BCLIP	HLVDIP	TMR3IP	CCP2IP	59
PORTF	Read PORTF pins, Write LATF Latch								60
LATF	LATF Data Output Register								
TRISF	PORTF Dat	a Direction F	Register						60

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

NOTES:

## 21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram is of the module shown in Figure 21-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS, or an external voltage reference.

## 21.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 21-1). The Comparator Voltage Reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used

is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the Comparator Voltage Reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x CVRSRC <u>If CVRR = 0:</u> CVREF = (CVDD x 1/4) + (((CVR3:CVR0)/32) x CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).


The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 26-3 in **Section 26.0 "Electrical Characteristics"**).

## REGISTER 21-1: CVRCON REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	CVREN	CVROE <sup>(1)</sup>	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	
	bit 7							bit 0	
bit 7	CVREN: C	omparator V	oltage Refe	rence Enab	le bit				
		circuit powe							
		circuit powe							
bit 6	CVROE: C	comparator V	REF Output	Enable bit <sup>(1</sup>	)				
		voltage leve voltage is di							
	Note 1:	CVROE ove		FRISF<5> bi by setting T	0		utput; RF5 m	iust also be	
bit 5	CVRR: Comparator VREF Range Selection bit								
		VRSRC to 0.7 VRSRC to 0.7	,						
bit 4	CVRSS: C	omparator V	REF Source	Selection b	it				
		arator referer arator referer			, ,	ref-)			
bit 3-0	CVR3:CVF	R0: Compara	tor VREF Va	alue Selectio	on bits ( $0 \le ($	CVR3:CVR	0) ≤ 15)		
	<u>When CVF</u> CVREF = ((	<u>RR = 1:</u> CVR3:CVR0	))/24) ● (CV	RSRC)					
	When CVF CVREF = (0	<u>R = 0:</u> CVRSRC/4) +	((CVR3:CV	′R0)/32) • (C	Vrsrc)				
	, , , , , , , , , , , , , , , , , , ,	,							
	Legend:								
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	ʻ0'	
	-n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown	

# PIC18F6310/6410/8310/8410





## 21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 26.0 "Electrical Characteristics"**.

## 21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

## 21.4 Effects of a Reset


A device Reset disables the voltage reference by clearing bit CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit CVRR (CVRCON<5>). The CVR value select bits are also cleared.

## 21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the TRISF<5> bit and the CVROE bit are both set. Enabling the voltage reference output onto the RF5 pin, with an input signal present, will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

#### FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



#### TABLE 21-1: REGISTERS ASSOCIATED WITH THE COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	59	
CMCON	C2OUT	C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0								
TRISF	PORTF Data Direction Register									

**Legend:** Shaded cells are not used with the comparator voltage reference.

© 2004 Microchip Technology Inc.

NOTES:

## 22.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18F6310/6410/8310/8410 devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The High/Low-Voltage Detect Control register (Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 22-1.

#### REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG	—	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0
bit 7							bit 0

bit 7 VDIRMAG: Voltage Direction Magnitude Select bi	it
--	----

- 1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)
- 0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)
- bit 6 Unimplemented: Read as '0'
- bit 5 IRVST: Internal Reference Voltage Stable Flag bit
  - 1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range
  - 0 = Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled
- bit 4 HLVDEN: High/Low-Voltage Detect Power Enable bit
  - 1 = HLVD enabled
  - 0 = HLVD disabled
- bit 3-0 HLVDL3:HLVDL0: Voltage Detection Limit bits
  - 1111 = External analog input is used (input comes from the HLVDIN pin)
  - 1110 = 4.41V-4.87V
  - 1101 = 4.11V-4.55V
  - 1100 = 3.92V-4.34V
  - 1011 = 3.72V-4.12V
  - 1010 = 3.53V-3.91V
  - 1001 = 3.43V-3.79V
  - 1000 = 3.24 V 3.58 V
  - 0111 = 2.95V-3.26V
  - 0110 = 2.75V-3.03V
  - 0101 = 2.64V-2.92V
  - 0100 = 2.43V-2.69V
  - 0011 = 2.35V-2.59V
  - 0010 = 2.16V-2.38V
  - 0001 = 1.96V-2.16V
  - 0000 = Reserved

**Note:** HLVDL3:HLVDL0 modes that result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.


## 22.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





## 22.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- Disable the module by clearing the HLVDEN bit (HLVDCON<4>).
- 2. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 4. Enable the HLVD module by setting the HLVDEN bit.
- 5. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt, if interrupts are desired, by setting the HLVDIE and GIE bits (PIE<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

## 22.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter #D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

## 22.4 HLVD Start-up Time


The internal reference voltage of the HLVD module, specified in electrical specification parameter #D423, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36 (Table 26-12).

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 22-2 or Figure 22-3.






# PIC18F6310/6410/8310/8410



## 22.5 Applications

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect USB attach or detach. This assumes the device is powered by a lower voltage source than the Universal Serial Bus when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD thus would give the application a time window, represented by the difference between TA and TB, to safely exit.



## 22.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

## 22.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
HLVDCON	VDIRMAG		IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	58
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR2	OSCFIF	CMIF	—	_	BCLIF	HLVDIF	TMR3IF	CCP2IF	59
PIE2	OCSFIE	CMIE	_	_	BCLIE	HLVDIE	TMR3IE	CCP2IE	59
IPR2	OSCFIP	CMIP	—		BCLIP	HLVDIP	TMR3IP	CCP2IP	59

#### TABLE 22-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

NOTES:

# 23.0 SPECIAL FEATURES OF THE CPU

PIC18F6310/6410/8310/8410 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F6310/6410/8310/8410 devices have a Watchdog Timer, which is either permanently enabled via the configuration bits, or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate configuration register bits.

## 23.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN		_	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L	_			BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H		_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300004h	CONFIG3L	WAIT	BW		_			PM1	PM0	1111
300005h	CONFIG3H	MCLRE	_		_		LPT1OSC		CCP2MX	10-1
300006h	CONFIG4L	DEBUG	XINST		—	_	_	_	STVREN	101
300008h	CONFIG5L	—		—	—	_	_	—	CP	1
30000Ch	CONFIG7L <sup>(1)</sup>		_	_	—		_	_	EBTR	1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	11qx xxxx(2)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 qq1q <b>(2)</b>

#### TABLE 23-1: CONFIGURATION BITS AND DEVICE IDs

Note 1: Unimplemented in PIC18F6310/6410 devices; maintain this bit set.

2: See Register 23-9 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

	0011101									
	R/P-0	R/P-0	U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1		
	IESO	FCMEN			FOSC3	FOSC2	FOSC1	FOSC0		
	bit 7							bit 0		
bit 7	IESO: Inter	rnal/Externa	I Oscillator S	Switchover bi	t					
	<ul><li>1 = Oscillator Switchover mode enabled</li><li>0 = Oscillator Switchover mode disabled</li></ul>									
bit 6	FCMEN: Fail-Safe Clock Monitor Enable bit									
		fe Clock Mo		-						
		fe Clock Mo		ed						
bit 5-4	Unimplemented: Read as '0'									
bit 3-0	FOSC3:FC	SC0: Oscill	ator Selection	on bits						
				O function o						
				O function o		ut formations a	- D / 7			
				KO function rt function or			n RA7			
				function on						
			· •	(clock freque		OSC1)				
		coscillator, p								
		oscillator, C								
			scillator, CLK	O function o	n RA6					
	0010 = HS									
	0001 = XT oscillator 0000 = LP oscillator									
	Legend:									
	R = Reada	ble bit	P = Progra	ammable bit	U = Unim	plemented	bit, read as '	0'		
	-n = Value	when device	e is unprogra	ammed	u = Unch	anged from	programme	d state		

## REGISTER 23-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1		
			_	BORV1	BORV0	BOREN1 <sup>(1)</sup>	BOREN0 <sup>(1)</sup>	PWRTEN <sup>(1)</sup>		
	bit 7							bit 0		
bit 7-5	Unimpler	nented: Re	ad as '0'							
bit 4-3	BORV1:BORV0: Brown-out Reset Voltage bits									
	10 = VBOR 01 = VBOR	R set to 2.1 R set to 2.8 R set to 4.3 R set to 4.6	V V							
bit 2-1	BOREN1:	BOREN0 Brown-out Reset Enable bits <sup>(1)</sup>								
	10 = Brov (SBC 10 = Brov	vn-out Rese OREN is dis vn-out Rese	et enabled sabled) et enabled	in hardwar	e only and lled by soft	OREN is disab disabled in Sle ware (SBORE vare	eep mode			
oit 0	<b>PWRTEN:</b> Power-up Timer Enable bit <sup>(1)</sup> 1 = PWRT disabled 0 = PWRT enabled									
	Note 1:		er-up Time endently c		led from Br	own-out Reset	t, allowing thes	se features to		
	Legend:									
	R = Read	able bit	P = Pi	rogrammab	le bit U =	= Unimplemen <sup>-</sup>	ted bit, read as	s '0'		

CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

**REGISTER 23-2:** 

#### REGISTER 23-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits

1111 = 1:32,768
1110 = 1:16,384
1101 <b>= 1:8,192</b>
1100 <b>= 1:4,096</b>
1011 <b>= 1:2,048</b>
1010 = 1:1,024
1001 <b>= 1:512</b>
1000 <b>= 1:256</b>
0111 = 1:128
0110 = 1:64
0101 = 1:32
0100 = 1:16
0011 <b>= 1:8</b>
0010 = 1:4
0001 = 1:2
0000 = 1:1

#### bit 0 **WDTEN:** Watchdog Timer Enable bit

- 1 = WDT enabled
- 0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:	
---------	--

Logona.		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

	001111001				() II 0 1 0 1		200000	• • • • •			
	R/P-1	R/P-1	U-0	U-0	U-0	U-0	R/P-1	R/P-1			
	WAIT	BW		_	_		PM1	PM0			
	bit 7							bit 0			
bit 7	WAIT: Exte	WAIT: External Bus Data Wait Enable bit									
	<ul> <li>1 = Wait selections unavailable, device will not wait</li> <li>0 = Wait programmed by WAIT1 and WAIT0 bits of MEMCOM register (MEMCOM&lt;5:4&gt;)</li> </ul>										
bit 6	BW: Extern	nal Bus Data	Width Sele	ct bit							
		External Bus									
bit 5-2	Unimplem	ented: Read	<b>d as</b> '0'								
bit 1-0	PM1:PM0:	Processor I	Data Memor	y Mode Sele	ect bits						
	<pre>11 = Microcontroller mode 10 = Microprocessor mode<sup>(1)</sup> 01 = Microcontroller with Boot Block mode<sup>(1)</sup> 00 = Extended Microcontroller mode<sup>(1)</sup></pre>										
	Note 1:	This mode	is available	only on PIC	18F8310/84	10 devices.					

#### REGISTER 23-4: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented b	bit, read as '0'
-n = Value after erase	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 23-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	U-0	R/P-0	U-0	R/P-1
MCLRE	—	—	—	—	LPT1OSC	—	CCP2MX
bit 7							bit 0

bit 7	MCLRE: MCLR Pin Enable bit

 $1 = \overline{MCLR}$  pin enabled; RG5 input pin disabled

- 0 = RG5 input pin enabled; MCLR disabled
- bit 6-3 Unimplemented: Read as '0'
- bit 2 LPT10SC: Low-Power Timer 1 Oscillator Enable bit
  - 1 = Timer1 configured for low-power operation
  - 0 = Timer1 configured for higher power operation
- bit 1 Unimplemented: Read as '0'

#### bit 0 CCP2MX: CCP2 Mux bit

In Microcontroller Mode only (all devices):

- 1 = CCP2 input/output is multiplexed with RC1
- 0 = CCP2 input/output is multiplexed with RE7

#### In Microprocessor, Extended Microcontroller and Microcontroller with Boot Block Modes

(PIC18F8310/8410 devices only):

- 1 = CCP2 input/output is multiplexed with RC1
- 0 = CCP2 input/output is multiplexed with RB3

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

## REGISTER 23-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

					- (			/			
	R/P-1	R/P-0	U-0	U-0	U-0	U-0	U-0	R/P-1			
	DEBUG	XINST		—		_	—	STVREN			
	bit 7							bit 0			
bit 7	<ul> <li>1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins</li> <li>0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug</li> </ul>										
bit 6	<ul> <li>XINST: Extended Instruction Set Enable bit</li> <li>1 = Instruction set extension and Indexed Addressing mode enabled</li> <li>0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)</li> </ul>										
bit 5-1	Unimplem	ented: Read	<b>d as</b> '0'								
bit 0	<b>STVREN:</b> Stack Full/Underflow Reset Enable bit 1 = Stack full/underflow will cause Reset 0 = Stack full/underflow will not cause Reset										
	Legend:										
	R = Readab	ole bit	C = Cleara	able bit	U = Unim	plemented	bit, read as	'0'			
	-n = Value v	when device	is unprogra	Immed	u = Unch	anged from	programme	d state			

#### REGISTER 23-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	
—	—	—	—	—	—	—	СР	
bit 7							bit 0	

#### bit 7-1 Unimplemented: Read as '0'

- bit 0 **CP:** Code Protection bit
  - 1 = Program memory block not code-protected
  - 0 = Program memory block code-protected

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

#### REGISTER 23-8: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/C-1
	—	—	—	—	—		EBTR <sup>(2)</sup>
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 EBTR: Table Read Protection bit<sup>(2)</sup>

- 1= Internal program memory block not protected from table reads executed from external memory block
- 0= Internal program memory block protected from table reads executed from external memory block

#### Note 1: Unimplemented on PIC18F6310/6410 devices; maintain the bit set.

**2:** Valid for the entire internal program memory block in Extended Microcontroller mode and for only the boot block (0000h to 07FFh) in Microcontroller with Boot Block mode. This bit has no effect in Microcontroller and Microprocessor modes.

Legend:					
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'			
-n = Value when device	ce is unprogrammed	u = Unchanged from programmed state			

#### REGISTER 23-9: DEVICE ID REGISTER 1 FOR PIC18F6310/6410/8310/8410 DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 7-5 **DEV2:DEV0:** Device ID bits

110 = PIC18F8310, PIC18F8410

111 = PIC18F6310, PIC18F6410

**Note:** These values for DEV2:DEV0 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

#### bit 4-0 **REV4:REV0:** Revision ID bits

These bits are used to indicate the device revision.

Legend:		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when de	vice is unprogrammed	u = Unchanged from programmed state

#### REGISTER 23-10: DEVICE ID REGISTER 2 FOR PIC18F6310/6410/8310/8410 DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

#### bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0000 0110 = PIC18F6410/8410 devices 0000 1011 = PIC18F6310/8310 devices

**Note:** These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

#### Legend:

R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

## 23.2 Watchdog Timer (WDT)


For PIC18F6310/6410/8310/8410 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
  - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
  - **3:** When a CLRWDT instruction is executed the postscaler count will be cleared.

#### 23.2.1 CONTROL REGISTER

Register 23-11 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, but only if the configuration bit has disabled the WDT.



#### FIGURE 23-1: WDT BLOCK DIAGRAM

#### REGISTER 23-11: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	_	—	—	SWDTEN
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 **SWDTEN:** Software Controlled Watchdog Timer Enable bit

1 = Watchdog Timer is on

0 = Watchdog Timer is off

Note: This bit has no effect if the configuration bit WDTEN is enabled.

Legend:	
R = Readable bit	W = Writable bit
U = Unimplemented bit, read as '0'	-n = Value at POR

#### TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
RCON	IPEN	SBOREN		RI	TO	PD	POR	BOR	58
WDTCON		—	_					SWDTEN	58

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

## 23.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (Crystal-based modes). Other sources do not require a OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI\_RUN mode.


Because the OSCCON register is cleared on Reset events, the INTOSC (or postscaler) clock source is not initially available after a Reset event; the INTRC clock is used directly at its base frequency. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IFRC2:IFRC0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IFRC2:IFRC0 bits prior to entering Sleep mode.

In all other power managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

#### 23.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power managed modes, including serial SLEEP instructions (refer to **Section 3.1.2 "Entering Power Managed Modes"**). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




## 23.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 23-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 23-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the Fail-Safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.2 "Entering Power Managed Modes" and Section 23.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IFRC2:IFRC0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IFRC2:IFRC0 bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

#### 23.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

## 23.4.2 EXITING FAIL-SAFE OPERATION

The Fail-Safe condition is terminated by either a device Reset or by entering a power managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as the OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power managed mode is entered.





#### 23.4.3 FSCM INTERRUPTS IN POWER MANAGED MODES

By entering a power managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-safe monitoring of the power managed clock source resumes in the power managed mode.

If an oscillator failure occurs during power managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, the device will not exit the power managed mode on oscillator failure. Instead, the device will continue to operate as before, but clocked by the INTOSC multiplexer. While in Idle mode, subsequent interrupts will cause the CPU to begin executing instructions while being clocked by the INTOSC multiplexer.

## 23.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note:	The same logic that prevents false oscillator failure interrupts on POR or
	wake from Sleep, will also prevent the
	detection of the oscillator's failure to start
	at all following these events. This can be
	avoided by monitoring the OSTS bit and
	using a timing routine to determine if the
	oscillator is taking too long to start. Even
	so, no oscillator failure interrupt will be
	flagged.

As noted in Section 23.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power managed mode while waiting for the primary clock to become stable. When the new powered managed mode is selected, the primary clock is disabled.

# 23.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18F6310/6410/8310/8410 Flash devices differs from previous PIC18 devices.

For all devices in the PIC18FX310/X410 family, the user program memory is made of a single block. Figure 23-5 shows the program memory organization for individual devices. Code protection for this block is controlled by a single bit, CP (CONFIG5L<0>). The CP bit inhibits external reads and writes. It has no direct effect in normal execution mode.

#### 23.5.1 CODE PROTECTION FROM EXTERNAL TABLE READS

The program memory may be read to any location using the Table Read instructions. The device ID and the configuration registers may be read with the table read instructions.

For devices with the external memory interface, it is possible to execute a Table Read from an external program memory space and read the contents of the on-chip memory. An additional code protection bit, EBTR (CONFIG7L<0>), is used to protect the on-chip program memory space from this possibility. Setting EBTR prevents Table Read commands from executing on any address in the on-chip program memory space.

EBTR is implemented only on devices with the external memory interface. Its operation also depends on the particular mode of operation selected. In Extended Microcontroller mode, programming EBTR enables protection from external table reads for the entire program memory. In Microcontroller with Boot Block mode, only the first 2 Kbytes of on-chip memory (000h to 7FFh) are protected; this is because only this range of internal program memory is accessible by the microcontroller in this operating mode.

When the device is in Microntroller or Microprocessor modes, EBTR has no effect on code protection.

#### 23.5.2 CONFIGURATION REGISTER PROTECTION

The configuration registers can only be written via ICSP using an external programmer. No separate protection bit is associated with them.

#### FIGURE 23-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F6310/6410/8310/8410

	N	MEMORY S	Block Code Protection				
8 Kbytes (PIC18F6310/8310)		Address 16 Kbytes Range (PIC18F6410/8410)		Address Range	Controlled By:		
	Program memory Block	000000h 001FFFh	Program memory Block	000000h 003FFFh	CP, EBTR		
	Unimplemented Read 'o's	002000h	Unimplemented Read '0's	004000h	(Unimplemented Memory Space)		
		1FFFFFh		1FFFFFh			

#### TABLE 23-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	_						CP
30000Ch	CONFIG7L*		—	—	_	_	—	—	EBTR

Legend: Shaded cells are unimplemented.

\* Unimplemented in PIC18F6310/8310 devices; maintain this bit set.

## 23.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are readable during normal execution through the TBLRD instruction; during program/verify, these locations are readable and writable. The ID locations can be read when the device is code-protected.

## 23.7 In-Circuit Serial Programming

PIC18F6310/6410/8310/8410 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

## 23.8 In-Circuit Debugger

When the DEBUG configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 23-4 shows which resources are required by the background debugger.

I/O pins:	RB6, RB7				
Stack:	2 levels				
Program Memory:	512 bytes				
Data Memory:	10 bytes				

#### TABLE 23-4: DEBUGGER RESOURCES

To use the in-circuit debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to  $\overline{\text{MCLR}}/\text{VPP}$ , VDD, VSS, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies. NOTES:

#### 24.0 INSTRUCTION SET SUMMARY

PIC18F6310/6410/8310/8410 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

#### 24.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PICmicro<sup>®</sup> instruction sets, while maintaining an easy migration from these PICmicro instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 24-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the call or return instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 24-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 24-2, lists the standard instructions recognized by the Microchip Assembler (MPASM<sup>™</sup>).

**Section 24.1.1 "Standard Instruction Set"** provides a description of each instruction.

#### TABLE 24-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG d = 1: store result in file register f.
dest	Destination: either the WREG register or the specified register file location. 8-bit register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).
f	
f <sub>s</sub>	12-bit register file address (000h to FFFh). This is the source address.
f <sub>d</sub>	12-bit register file address (000h to FFFh). This is the destination address. Global interrupt enable bit.
GIE	
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	The mode of the TBLPTR register for the table read and table write instructions.
mm	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes).
*+	Post-Increment register (such as TBLPTR with table reads and writes).
*_	Post-Decrement register (such as TBLPTR with table reads and writes).
+*	Pre-Increment register (such as TBLPTR with table reads and writes).
n	The relative address (2's complement number) for relative branch instructions, or the direct address for
	call/branch and return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-Down bit.
PRODH	Product of Multiply high byte.
PRODL	Product of Multiply low byte.
S	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a program memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or Unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
x	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
Zs	7-bit offset value for indirect addressing of register files (source).
zd	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
$\rightarrow$	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User-defined term (font is Courier).

Byte-oriented file register operations	Example Instruction
<u>15 10 9 8 7 0</u>	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
<u>15 12 11 9 8 7 0</u>	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
<ul> <li>b = 3-bit position of bit in file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
	BRA MYFUNC
OPCODE n<10:0> (literal)	
OPCODE         n<10:0> (literal)           15         8 7         0	

#### TABLE 24-2: PIC18FXXX INSTRUCTION SET

Mnemonic, Operands		Description	Quality	16-	Bit Instr	uction W	/ord	Status	Netes
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED (	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f <sub>d</sub> (destination)2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1 ΄	0001	10da	ffff	ffff	Z, N	

**Note 1:** When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: Table write instructions are unavailable in 64-pin devices in normal operating modes. See Section 6.4 "Writing to Program Memory Space (PIC18F8310/8410 only)" and Section 6.6 "Writing and Erasing On-Chip Program Memory (ICSP Mode)" for more information.

Mnem	onic		-	16-	Bit Instr	uction V	Vord	Status	
Operands		Description	Cycles	MSb LSk		LSb	Affected	Notes	
BIT-ORIEN	ITED OP	ERATIONS							•
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	<b>OPERA</b>	TIONS						·	
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH		Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk		
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP		Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

#### TABLE 24-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: Table write instructions are unavailable in 64-pin devices in normal operating modes. See Section 6.4 "Writing to Program Memory Space (PIC18F8310/8410 only)" and Section 6.6 "Writing and Erasing On-Chip Program Memory (ICSP Mode)" for more information.

Mnemonic,		Description	Cycles	16-	Bit Inst	ruction	Word	Status	Notes	
Opera	ands	Description	Cycles	MSb			LSb	Affected	Notes	
LITERAL	OPERAT	IONS								
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N		
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N		
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N		
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None		
		to FSR(f) 1st word		1111	0000	kkkk	kkkk			
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None		
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None		
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None		
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None		
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N		
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N		
DATA ME	$MORY \leftrightarrow$	PROGRAM MEMORY OPERATI	ONS							
TBLRD*		Table Read	2	0000	0000	0000	1000	None		
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None		
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None		
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None		
TBLWT*		Table Write	2	0000	0000	0000	1100	None	5	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	5	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	5	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	5	
Note 1:	When a	Port register is modified as a func	tion of itsel	f (e.g., 1	MOVF F	ORTB,	1, 0),th	ne value used will	be that	
	value pr	esent on the pins themselves. For	example,	if the da	ata latch	is '1' for	a pin co	nfigured as input a	and is	
		bw by an external device, the data	•				•			
2:	If this in	struction is executed on the TMR0	register (a	ind, whe	ere appl	icable, d	= 1), the	prescaler will be	cleared	
	assigned.									
3.	If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The sec									

#### TABLE 24-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

 Table write instructions are unavailable in 64-pin devices in normal operating modes. See Section 6.4 "Writing to Program Memory Space (PIC18F8310/8410 only)" and Section 6.6 "Writing and Erasing On-Chip Program Memory (ICSP Mode)" for more information.

Note: All PIC18 instructions may take an optional label argument, preceding the instruction mnemonic, for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s)

#### STANDARD INSTRUCTION SET 24.1.1

LW	ADD liter	al to W							
ax:	ADDLW	ADDLW k							
ands:	0 ≤ k ≤ 255	5							
ation:	(W) + k $\rightarrow$	W							
s Affected:	N, OV, C, I	DC, Z							
ding:	0000	1111	kkkk	kkkk					
ription:									
ls:	1	1							
es:	1								
ycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read         Process         Write to W           literal 'k'         Data								
e:	ADDIW	15h							
		ax:ADDLWands: $0 \le k \le 255$ ation:(W) + k $\rightarrow$ s Affected:N, OV, C, Iding: $0000$ ription:The conter 8-bit literal W.ls:1es:1ycle Activity:Q2DecodeRead literal 'k'	ax:ADDLWkands: $0 \le k \le 255$ ation:(W) + k $\rightarrow$ Ws Affected:N, OV, C, DC, Zding: $0000$ 1111ription:The contents of W a 8-bit literal 'k' and th W.ls:1es:1ycle Activity:Q2Q1Q2DecodeRead literal 'k'Proce	ax:ADDLWkands: $0 \le k \le 255$ ation:(W) + k $\rightarrow$ Ws Affected:N, OV, C, DC, Zding:00001111kkkkription:The contents of W are addec 8-bit literal 'k' and the result is W.ls:1es:1ycle Activity:Q2Q1Q2Iteral 'k'Data					

Example:	ADDLW	15

**Before Instruction** W = 10h After Instruction

> W = 25h

Description:       Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).         If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default).         If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 for details.         Words:       1         Q Cycle Activity:       2         Q1       Q2       Q3       Q4         Decode       Read       Process       Write to the second se	ADDWF	ADD W to f	
$d \in [0,1]$ $a \in [0,1]$ $a \in [0,1]$ $a \in [0,1]$ $a \in [0,1]$ Operation: (W) + (f) $\rightarrow$ dest Status Affected: N, OV, C, DC, Z Encoding: 0010 01da ffff ff Description: Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write t register 'f' Data destinat Example: ADDWF REG, 0, 0 Before Instruction W = 17h REG = 0C2h After Instruction W = 0D9h	Syntax:	ADDWF f {,d {,a	}}
Status Affected:N, OV, C, DC, ZEncoding: $0010$ $01da$ $ffff$ $fff$ Description:Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset addressing mode whenever f $\leq$ 95 (5Fh). See Section 24.2.3 for details.Words:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'DatadestinatExample:ADDWFREG0, 0Before Instruction W=W=0D9h	Operands:	d ∈ [0,1]	
Encoding: $0010$ $01da$ ffffffDescription:Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset addressing mode whenever f $\leq$ 95 (5Fh). See Section 24.2.3 for details.Words:1Q Cycle Activity:QQ1Q2Q3Q4DecodeRead register 'f'DatadestinatExample:ADDWFREG0, 0Before Instruction W=W=0D9h	Operation:	$(W) + (f) \to dest$	
Description: Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details. Words: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read register 'f' Data More to destinat Example: ADDWF REG, 0, 0 Before Instruction W = 17h REG = 0C2h After Instruction W = 0D9h	Status Affected:	N, OV, C, DC, Z	
result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write t register 'f' Data destinat Example: ADDWF REG, 0, 0 Before Instruction W = 17h REG = 0C2h After Instruction W = 0D9h	Encoding:	0010 01da	ffff ffff
Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write t register 'f' Data destinat Example: ADDWF REG, 0, 0 Before Instruction W = 17h REG = 0C2h After Instruction W = 0D9h		(default). If 'a' is '0', the Acce If 'a' is '1', the BSR GPR bank (default) If 'a' is '0' and the e set is enabled, this in Indexed Literal C mode whenever f ≤	ss Bank is selected is used to select th extended instruction instruction operate offset addressing 95 (5Fh). See
Q Cycle Activity: Q 1 Q2 Q3 Q4 Decode Read Process Write t register 'f' Data destinat Example: ADDWF REG, 0, 0 Before Instruction W = 17h REG = 0C2h After Instruction W = 0D9h	Words:	1	
Q1     Q2     Q3     Q4       Decode     Read register 'f'     Process     Write t destinat       Example:     ADDWF     REG, 0, 0       Before Instruction     W = 17h REG = 0C2h After Instruction       W = 0D9h	Cycles:	1	
Q1     Q2     Q3     Q4       Decode     Read register 'f'     Process     Write t destinat       Example:     ADDWF     REG, 0, 0       Before Instruction     W = 17h REG = 0C2h       After Instruction     W = 0D9h	Q Cvcle Activity:		
register 'f'     Data     destinat       Example:     ADDWF     REG, 0, 0       Before Instruction     W = 17h       REG = 0C2h       After Instruction       W = 0D9h		Q2 Q3	3 Q4
Before Instruction W = 17h REG = 0C2h After Instruction W = 0D9h	Decode		
W = 17h $REG = 0C2h$ $After Instruction$ $W = 0D9h$	Example:	ADDWF REG,	0, 0
REG = 0C2h After Instruction W = 0D9h	Before Instru	ction	
W = 0D9h	REG	= 0C2h	
	W	= 0D9h	

ADDWFC	ADD W and Carry bit to f									
Syntax:	ADDWFC f {,d {,a}}									
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]								
Operation:	(W) + (f) +	$(C) \rightarrow dest$								
Status Affected:	N,OV, C, D	C, Z								
Encoding:	0010	00da ffi	ff ffff							
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See <b>Section 24.2.3</b> for details.									
Words:	1									
Cycles:	1									
Q Cycle Activity:										
Q1	Q2	Q3	Q4							
Decode	Read register 'f'	Process Data	Write to destination							
Example:	ADDWFC	REG, 0,	1							
Before Instruc Carry bit REG W After Instructic Carry bit REG W	= 1 = 02h = 4Dh									

ANDLW	AND liter	al with	W		
Syntax:	ANDLW	k			
Operands:	$0 \le k \le 255$	5			
Operation:	(W) .AND.	$k \to W$			
Status Affected:	N, Z				
Encoding:	0000	1011	kkk	k	kkkk
Description:	The conter 8-bit literal				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read literal 'k'	Proce Data		Wri	te to W
Example:	ANDLW	05Fh			
Before Instruc	tion				
W	= A3h				
After Instruction	on				
W	= 03h				

ANDWF	AND W w	AND W with f		BC		Branch if	Branch if Carry			
Syntax:	ANDWF	ANDWF f {,d {,a}}		Synta	ax:	BC n				
Operands:	$0 \le f \le 255$			Oper	ands:	-128 ≤ n ≤ ′	127			
	d ∈ [0,1] a ∈ [0,1]			Oper	ation:	if carry bit is (PC) + 2 + 2				
Operation:	(W) .AND.	$(f) \rightarrow dest$		Statu	s Affected:	None				
Status Affected:	N, Z			Enco	ding:	1110	0010 nn	inn nnnn		
Encoding:	0001	01da ff	ff ffff		ription:			the program		
Description:	register 'f'. in W. If 'd' is in register ' If 'a' is '0', t	s '1', the result f' (default). he Access Ba he BSR is use	ND'ed with result is stored is stored back nk is selected. id to select the			added to the incrementer instruction,	nplement nun e PC. Since th d to fetch the the new addr n. This instruc	ne PC will have next		
		nd the extend	ed instruction	Word	ls:	1				
		led, this instru		Cycle		1(2)				
		Literal Offset A never f ≤ 95 (5	0		ycle Activity:	1(2)				
		.2.3 for details		lf Ju						
Words:	1				Q1	Q2	Q3	Q4		
Cycles:	1				Decode	Read literal	Process	Write to PC		
Q Cycle Activity:						'n'	Data	_		
Q1	Q2	Q3	Q4		No operation	No	No operation	No		
Decode	Read	Process	Write to	If N	Jump:	operation	operation	operation		
	register 'f'	Data	destination		Q1	Q2	Q3	Q4		
					Decode	Read literal	Process	No		
<u>Example:</u>	ANDWF	REG, 0, 0				'n'	Data	operation		
Before Instru	ction									
W	= 17h			Exar	nple:	HERE	BC 5			
REG After Instruct	= C2h				Before Instruc	ction				
					PC		dress (HERE	:)		
W REG	= 02h = C2h				After Instructi If Carry					
					PC	= 1; = ad	dress (HERE	1 + 12)		
					If Carry	= 0;				

BCF	Bit Clear f		BN		Branch if	Negative				
Syntax:	BCF f, b	{,a}		Synta	ax:	BN n	BN n			
Operands:	0 ≤ f ≤ 255			Oper	ands:	-128 ≤ n ≤ ′	-128 ≤ n ≤ 127			
	0 ≤ b ≤ 7 a ∈ [0,1]			Oper	ation:	0	if Negative bit is '1' (PC) + 2 + 2n $\rightarrow$ PC			
Operation:	$0 \rightarrow f < b >$			Statu	s Affected:	None				
Status Affected:	None			Enco	ding:	1110	0110 nn	nn nnnn		
Encoding:	1001	bbba ff	ff ffff		ription:	If the Nega	tive bit is '1', t	hen the		
Description:	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.		Word	ls:	added to the incremente instruction,	nplement num e PC. Since th d to fetch the the new addr n. This instruc	ne PC will have next ess will be			
Words:	1			Cycle	es:	1(2)				
Cycles:	1			Q C If Ju	ycle Activity: mp:					
Q Cycle Activity:					Q1	Q2	Q3	Q4		
Q1 Decode	Q2 Read	Q3 Process	Q4 Write		Decode	Read literal 'n'	Process Data	Write to PC		
	register 'f'	Data	register 'f'		No operation	No operation	No operation	No operation		
Example:	BCF I	LAG REG,	7, 0	lf No	o Jump:					
Before Instruc	tion	_			Q1	Q2	Q3	Q4		
FLAG_R After Instruction	EG = C7h on				Decode	Read literal 'n'	Process Data	No operation		
FLAG_R	EG = 47h			Exan	<u>nple:</u>	HERE	BN Jump	)		
					Before Instru					
					PC	= ad	dress (HERE)			

After Instruction

If Negative PC If Negative PC

= = =

Preliminary

1; address (Jump) 0; address (HERE + 2)

BNC	Branch in	f Not Carry		BNN	Branch if	Not Negati	ve
Syntax:	BNC n			Syntax:	BNN n		
Operands:	-128 ≤ n ≤	127		Operands:	-128 ≤ n ≤	127	
Operation:	if Carry bit (PC) + 2 +			Operation:	if Negative bit is '0' (PC) + 2 + 2n $\rightarrow$ PC		
Status Affected	: None			Status Affected:	None		
Encoding:	1110	0011 nn:	nn nnnn	Encoding:	1110 0111 nnnn		nn nnnn
Description:	will branch The 2's co added to th incremente instruction	mplement num ne PC. Since th ed to fetch the the new addre n. This instruct	ber '2n' is e PC will have next ess will be	Description:	If the Negative bit is '0', then the program will branch. The 2's complement number '2n' added to the PC. Since the PC will incremented to fetch the next instruction, the new address will b PC + 2 + 2n. This instruction is th two-cycle instruction.		nber '2n' is ne PC will have next ess will be
Words:	1			Words:	1		
Cycles:	1(2)			Cycles:	1(2)		
Q Cycle Activi If Jump:	ty:			Q Cycle Activity: If Jump:			
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	e Read literal 'n'	Process Data	Write to PC	Decode	Read literal 'n'	Process Data	Write to PC
No operatio	No on operation	No operation	No operation	No operation	No operation	No operation	No operation
If No Jump:				If No Jump:			
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	e Read literal 'n'	Process Data	No operation	Decode	Read literal 'n'	Process Data	No operation
Example: Before Ins PC After Instr If Ca If Ca	= ac uction $rry = 0;$ PC = ac $rry = 1;$	ddress (Jump)	)	Example: Before Instru PC After Instruc If Nega P( If Nega P( P)	= ac tion tive = 0; C = ac tive = 1;	BNN Jump Idress (HERE Idress (Jump Idress (HERE	:)

BNC	v	Branch if	Not Overflo	w	BNZ		Branch if	Not Zero		
Synta	ax:	BNOV n			Syntax	x:	BNZ n			
Oper	ands:	-128 ≤ n ≤ ′	127		Opera	inds:	-128 ≤ n ≤	127		
Oper	ation:	if Overflow (PC) + 2 + 2			Opera	tion:	if Zero bit is (PC) + 2 +			
Statu	is Affected:	None			Status	Affected:	None			
Enco	oding:	1110	0101 nn	nn nnnn	Encod	ling:	1110 0001 nnnn		nnnn	
Desc	ription:	program wi The 2's con added to the incremente instruction,	nplement num e PC. Since th d to fetch the the new addron. This instruc	iber '2n' is ie PC will have next ess will be	Descri	iption:	If the Zero bit is '0', then the pro- will branch. The 2's complement number '2n added to the PC. Since the PC w incremented to fetch the next instruction, the new address will PC + 2 + 2n. This instruction is t two-cycle instruction.		'2n' is C will have will be	
Word	ls:	1			Words	s:	1			
Cycle	es:	1(2)			Cycles	3:	1(2)			
	ycle Activity: Imp:				Q Cy If Jun	cle Activity: np:				
	Q1	Q2	Q3	Q4	_	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Wr	ite to PC
	No	No	No	No		No	No	No		No
17.51	operation	operation	operation	operation		operation	operation	operation	n op	peration
IT INC	o Jump: Q1	Q2	Q3	Q4	If NO	Jump: Q1	Q2	Q3		Q4
	Decode	Read literal	Process	No	Г	Decode	Read literal	Process		No No
	Decode	ʻn'	Data	operation		Decode	'n'	Data		peration
<u>Exan</u>	nple:	HERE	BNOV Jump	)	Exam		HERE	BNZ Ju	mp	
	Before Instruct PC After Instruction If Overflo PC If Overflo PC	= ad on ow = 0; = ad ow = 1;	dress (HERE dress (Jump dress (HERE	)		Before Instruct PC After Instructi If Zero PC If Zero PC	= ad on = 0; = ad = 1;	ldress (HEF ldress (Jun ldress (HEF	ים)	)

BRA	ι	Uncondit	ional Brancl	า	BSF	Bit Set f			
Synta	ax:	BRA n			Syntax:	BSF f, b	(,a}		
Oper	ands:	-1024 ≤ n ≤	1023		Operands:	0 ≤ f ≤ 255			
Oper	ation:	(PC) + 2 + 2	$2n \rightarrow PC$			$0 \le b \le 7$			
Statu	is Affected:	None			Operation:	a ∈ [0,1] 1 → f <b></b>			
Enco	oding:	1101	0nnn nni	nn nnnn	Status Affected:				
Desc	ription:	Add the 2's	complement r	number '2n' to		None			
		the PC. Sin	ce the PC will	have	Encoding:	1000	bbba f	fff	ffff
		instruction,	d to fetch the r the new addre n. This instruct nstruction.	ess will be	Description:	If 'a' is '0', t If 'a' is '1', t GPR bank	gister 'f' is se he Access B he BSR is us (default). nd the exten	ank is ed to s	select the
Word	ls:	1					led, this instr		
Cycle	es:	2					Literal Offset		•
QC	ycle Activity:						never f $\leq$ 95 (		See
	Q1	Q2	Q3	Q4		Section 24	.2.3 for detai	ls.	
	Decode	Read literal	Process	Write to	Words:	1			
		'n'	Data	PC	Cycles:	1			
	No	No	No	No	Q Cycle Activity:				
	operation	operation	operation	operation	Q1	Q2	Q3		Q4
Exan	nple:	HERE	BRA Jump		Decode	Read register 'f'	Process Data		Write gister 'f'
	Before Instruc	tion	1						
	PC		dress (HERE)	)	Example:	BSF I	FLAG_REG,	7, 1	
	After Instruction				Before Instruc	tion			
	PC	= ad	dress (Jump)	)	FLAG_R After Instructio	on			

FLAG\_REG = 8Ah

BTF	sc	Bit Test Fil	le, Skip if Cl	ear	BTF	SS	Bit Test Fi	e, Skip if Se	t
Synta	ax:	BTFSC f, b	{,a}		Synta	ax:	BTFSS f, b	{,a}	
Oper	ands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]			Oper	ands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]		
Oper	ation:	skip if (f <b>)</b>	= 0		Oper	ation:	skip if (f <b>)</b>	= 1	
Statu	s Affected:	None			Statu	s Affected:	None		
Enco	ding:	1011	bbba ff	ff ffff	Enco	ding:	1010 bbba ffff ff		
Desc	ription:	instruction is the next instru- current instru- and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank (or If 'a' is '0' and is enabled, the Indexed Lite whenever f s	BSR is used to default).	'b' is '0', then I during the on is discarded tead, making c is selected. If o select the instruction set operates in ressing mode	Description: If bit 'b' in register 'f' is '1', then instruction is skipped. If bit 'b' is the next instruction fetched dur current instruction execution is and a NOP is executed instead this a two-cycle instruction. If 'a' is '0', the Access Bank is s 'a' is '1', the BSR is used to sel GPR bank (default).		'b' is '1', then during the n is discarded ead, making : is selected. If o select the d instruction on operates in essing mode		
Word	s:	1			Word	ls:	1		
Cycle	es:		les if skip and 2-word instruct		Cycle	es:		es if skip and f 2-word instructi	
QC	cle Activity:				QC	ycle Activity:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	No operation		Decode	Read register 'f'	Process Data	No operation
lf sk	p:	register i	Dala	operation	lf sk	ip:	Tegister i	Dala	operation
	, Q1	Q2	Q3	Q4		' Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
lf sk		by 2-word ins		04	lf sk	•	d by 2-word ins		04
	Q1 No	Q2 No	Q3 No	Q4 No		Q1 No	Q2 No	Q3 No	Q4 No
	operation	operation	operation	operation		operation	operation	operation	operation
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
<u>Exam</u>	<u>iple:</u>	HERE BI FALSE : TRUE :	FFSC FLAG	;, 1, O	<u>Exan</u>	nple:	HERE BI FALSE : TRUE :	TFSS FLAG	, 1, 0
	Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	= add n 1> = 0; = add 1> = 1;	ress (HERE) ress (TRUE) ress (FALSE)	)		Before Instruc PC After Instructic If FLAG< PC If FLAG< PC	= add 1> = 0; = add 1> = 1;	ress (HERE) ress (FALSE) ress (TRUE)	

BTG	Bit Toggle f	BOV	Branch if	Overflow	
Syntax:	BTG f, b {,a}	Syntax:	BOV n		
Operands:	$0 \le f \le 255$	Operands:	-128 ≤ n ≤ 1	127	
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if Overflow (PC) + 2 + 2		
Operation:	$(f < b >) \rightarrow f < b >$	Status Affected:	None		
Status Affected:	None	Encoding:	1110	0100 nn:	nn nnnn
Encoding: Description:	0111bbbaffffffffBit 'b' in data memory location 'f' is inverted.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.	Description: Words: Cycles:	tion: If the Overflow bit is '1', then program will branch. The 2's complement number added to the PC. Since the Pr incremented to fetch the next instruction, the new address PC + 2 + 2n. This instruction two-cycle instruction.		
Words:	1	Q Cycle Activity: If Jump:			
Cycles:	1	n Jump: Q1	Q2	Q3	Q4
Q Cycle Activity: Q1	Q2 Q3 Q4	Decode	Read literal 'n'	Process Data	Write to PC
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	No operation	No operation	No operation	No operation
		If No Jump:			
Example:	BTG PORTC, 4, 0	Q1	Q2	Q3	Q4
Before Instru PORTC After Instruct	= 0111 0101 <b>[75h]</b>	Decode	Read literal 'n'	Process Data	No operation
PORTC	= 0110 0101 [65h]	Example: Before Instruct PC After Instruction If Overflor PC If Overflor PC	= ad on ow = 1; = ad ow = 0;	BOV Jump dress (HERE dress (Jump dress (HERE	)

ΒZ		Branch if	Zero	
Synta	ax:	BZ n		
Oper	rands:	-128 ≤ n ≤ 1	127	
Oper	ration:	if Zero bit is (PC) + 2 + 2		
Statu	is Affected:	None		
Enco	oding:	1110	0000 nni	nn nnnn
Desc	pription:	will branch. The 2's con added to the incrementer instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct	ber '2n' is e PC will have next ess will be
Word	ds:	1		
Cycle	es:	1(2)		
Q C If Ju	ycle Activity: Imp:			
	Q1	Q2	Q3	Q4
	Decode	Read literal	Process	Write to
	No	ʻn' No	Data	PC No
	operation	operation	No operation	operation
lf No	o Jump:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation
<u>Exan</u>	Before Instruc	HERE tion	BZ Jump	
	PC After Instructio If Zero PC If Zero PC	on = 1; = ad = 0;	dress (HERE dress (Jump dress (HERE	)

Cuptoru						
Syntax: Operands:	CALL k {,s 0 ≤ k ≤ 104 s ∈ [0,1]	0 ≤ k ≤ 1048575				
Operation:	$(PC) + 4 \rightarrow$ $k \rightarrow PC<20$ if $s = 1$ $(W) \rightarrow WS$ , $(Status) \rightarrow$ $(BSR) \rightarrow B$	):1>, STATUS	S,			
Status Affected:	None					
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> k} kkk		kkkk <sub>0</sub> kkkk <sub>8</sub>	
	stack. If 's' registers ar	e also pu	ushed	into	their	
Words:	respective s STATUSS a update occ 20-bit value CALL is a 2	and BSR urs (defa e 'k' is loa	S. If 's ult). Tl ded in	' = 0 hen, to P	, no the C<20:1>	
	STATUSS a update occ 20-bit value CALL is a 2	and BSR urs (defa e 'k' is loa	S. If 's ult). Tl ded in	' = 0 hen, to P	, no the C<20:1>	
Cycles:	STATUSS a update occ 20-bit value CALL is a	and BSR urs (defa e 'k' is loa	S. If 's ult). Tl ded in	' = 0 hen, to P	, no the C<20:1>	
	STATUSS a update occ 20-bit value CALL is a 2	and BSR urs (defa e 'k' is loa	S. If 's ult). Tl ded in instru	' = 0 hen, to P	, no the C<20:1>	
Cycles: Q Cycle Activity:	STATUSS a update occ 20-bit value CALL is a 2 2	and BSR urs (defa e 'k' is loa two-cycle	S. If 's ult). TI ded in instru C to	' = 0 hen, to P uction Rea 'k'	o, no the C<20:1> n.	
Cycles: Q Cycle Activity: Q1 Decode No	STATUSS a update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>,	and BSR urs (defa e 'k' is loa two-cycle Q3 Push P stac No	S. If 's ult). Ti ded in e instru C to k	' = 0 hen, to P uction 'k'- <u>Writ</u>	o, no the C<20:1> n. Q4 ad literal <19:8>, te to PC No	
Cycles: Q Cycle Activity: Q1 Decode	STATUSS a update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>,	and BSR urs (defa e 'k' is loa two-cycle Q3 Push P stac	S. If 's ult). Ti ded in e instru C to k	' = 0 hen, to P uction 'k'- <u>Writ</u>	o, no the C<20:1> n. Q4 ad literal <19:8>, te to PC	
Cycles: Q Cycle Activity: Q1 Decode No	STATUSS a update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>,	and BSR urs (defa e 'k' is loa two-cycle Q3 Push P stac No	S. If 's ult). Ti ded in e instru C to k	' = 0 hen, to P uction Rea 'k'- Writ	o, no the C<20:1> n. Q4 ad literal <19:8>, te to PC No eration	
Cycles: Q Cycle Activity: Q1 Decode No operation	STATUSS a update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = address	and BSR urs (defa e 'k' is loa two-cycle Q3 Push P stac No operat	S. If 's ult). TI ded in e instru C to k ion	' = 0 hen, to P uction Rea 'k'- Writ	o, no the C<20:1> n. Q4 ad literal <19:8>, te to PC No eration	

CLRF	Clear f			CL	RWDT	Clear Wa	atchdog	Timer	
Syntax:	CLRF f{,	a}		Syn	tax:	CLRWDT			
Operands:	$0 \leq f \leq 255$			Ope	erands:	None			
	a ∈ [0,1]			Ope	eration:	$000h \rightarrow W$	-		
Operation:	$000h \rightarrow f$ 1 $\rightarrow Z$					$000h \rightarrow W$ 1 $\rightarrow TO$ ,	/DT posts	scaler,	
Status Affected:	Z					$1 \rightarrow \frac{10}{PD}$			
Encoding:	0110	101a ff	ff ffff	Stat	us Affected:	TO, PD			
Description:				Enc	oding:	0000	0000	0000	0100
	register. If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher	Clears the contents of the specified register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.		Woi Cyc		CLRWDT Watchdog postscaler and PD, a 1 1 2	Timer. It of the W	also rese DT. Statu	
Words:	1				Decode	No	Proce	-	No
Cycles:	1					operation	Dat	a	operation
Q Cycle Activity:									
Q1	Q2	Q3	Q4	<u>Exa</u>	mple:	CLRWDT			
Decode	Read register 'f'	Process Data	Write register 'f'		Before Instruct WDT Co	ounter =	?		
Example: Before Instru FLAG_ After Instruc FLAG_	REG = 5A tion		,1		After Instructi WDT Co <u>WD</u> T Po <u>TO</u> PD	ounter =	0		

COMF	Complen	nent f		CPFSEQ		Compare	f with W, sk	ip if f = W
Syntax:	COMF f	{,d {,a}}		Syntax:		CPFSEQ	f {,a}	
Operands:	0 ≤ f ≤ 255			Operands:		$0 \leq f \leq 255$		
· · · · · · · · ·	d ∈ [0,1]					a ∈ [0,1]		
	a ∈ [0,1]			Operation:		(f) – (W),		
Operation:	$(\overline{f}) \rightarrow de$	est				skip if $(f) = (upsigned c)$		
Status Affected:	N, Z			Status Affecte	od.	(unsigned comparison) None		
Encoding:	0001	11da fff	f ffff		eu.	0110	001- 55	
Description:	The conter	nts of register 'f	' are	Encoding:			001a ffi	
	complement stored in W stored bac If 'a' is '0', If 'a' is '1', f GPR bank If 'a' is '0' a set is enab in Indexed mode when	nted. If 'd' is '0' V. If 'd' is '1', the k in register 'f' ( the Access Bar the BSR is use	, the result is e result is default). hk is selected. d to select the ed instruction tion operates ddressing Fh). See	Description:		location 'f' t performing If 'f' = W, th discarded a instead, ma instruction. If 'a' is '0', ti If 'a' is '1', ti GPR bank If 'a' is '0' a	o the contents an unsigned s nen the fetchec and a NOP is ex- aking this a two he Access Bar he BSR is use (default). nd the extended	ubtraction. d instruction is kecuted p-cycle hk is selected. d to select the ed instruction
Mordo.							ed, this instruc Literal Offset A	•
Words: Cycles:	1 1					mode when	never f $\leq$ 95 (5F	<sup>-</sup> h). See
Q Cycle Activity:				Words:			.2.3 for details	
Q1	Q2	Q3	Q4			1		
Decode	Read	Process	Write to	Cycles:		1(2) Note: 3 cv	ycles if skip an	d followed
	register 'f'	Data	destination				a 2-word instru	
				Q Cycle Acti	ivity:			
Example:	COMF	REG, 0, 0		Q1	1	Q2	Q3	Q4
Before Instruc				Deco	de	Read	Process	No
REG After Instructi	= 13h			If alkin:		register 'f'	Data	operation
REG	= 13h			lf skip: Q1	1	Q2	Q3	Q4
W	= ECh			No		No	No	No
				operat		operation	operation	operation
				If skip and fo	ollowed	by 2-word in		
				Q1		Q2	Q3	Q4
				No operat		No operation	No operation	No operation
				No		No	No	No
				operat		operation	operation	operation
				<u>Example:</u>		HERE NEQUAL EQUAL	CPFSEQ REG : :	, O
					nstructi Addre	SS = HE	RE	
				W RE		= ? = ?		
				After Ins				
				IT R	REG PC	= W; = Ad	dress (EQUA	L)
				lf R	REG	≠ W;		
					. 0	_ /\u		

CPFSGT	Compare	f with W, sk	kip if f > W	CPF	SLT	Compare	efwithW,s	kip if f < W
Syntax:	CPFSGT	f {,a}		Synt	ax:	CPFSLT	f {,a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	;	
Operation:	(f) – (W), skip if (f) > (unsigned o	(W) comparison)		Ope	ration:	(f) – (W), skip if (f) <	(W) comparison)	
Status Affected:	None			Stati	us Affected:	None	,	
Encoding:	0110	010a ff:	ff ffff		oding:	0110	000a ff	ff ffff
Description:	location 'f' t performing If the conte contents of instruction i executed in two-cycle in If 'a' is '0', t If 'a' is '0', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher	to the contents an unsigned s nts of 'f' are gr WREG, then is discarded an istead, making instruction. he Access Ban he BSR is use	subtraction. reater than the the fetched and a NOP is this a nk is selected. d to select the ed instruction ction operates Addressing Fh). See		ds:	Compares location 'f' performing If the context contents oo instruction executed i two-cycle If 'a' is '0', If 'a' is '1', GPR bank 1 1(2)	the contents of to the contents an unsigned ents of 'f' are le f W, then the f is discarded a nstead, makin instruction. the Access Ba the BSR is use	of data memory is of W by subtraction. ess than the fetched and a NOP is g this a ank is selected. ed to select the
Words:	1					by a	2-word instru	ction.
Cycles:	1(2)			QC	sycle Activity:			
Cycles.		cles if skip and	d followed		Q1	Q2	Q3	Q4
Q Cycle Activity	by a	2-word instru			Decode	Read register 'f'	Process Data	No operation
Q1	Q2	Q3	Q4	lf sk	kip:			
Decode	Read	Process	No		Q1	Q2	Q3	Q4
	register 'f'	Data	operation		No	No	No	No
lf skip:					operation	operation	operation	operation
Q1	Q2	Q3	Q4	lt sk	kip and followe			<b>.</b>
No	No	No	No		Q1	Q2	Q3	Q4
operation	operation wed by 2-word in	operation	operation		No	No	No	No
Q1	Q2	Q3	Q4		operation No	operation No	operation No	operation No
No	No	No	No		operation	operation	operation	operation
operation	-	operation	operation		oporation	oporation	oporation	oporation
No operation	No operation	No operation	No operation	<u>Exar</u>	<u>nple:</u>	HERE NLESS LESS	CPFSLT REG :	, 1
Example:	HERE NGREATER GREATER	CPFSGT RE : :	EG, 0		Before Instruc PC W	ction	ddress (HERI	E)
Before Inst					After Instructi	-		
PC		dress (HERE	)		If REG	< W	/;	
W	= ?				PC		ddress (LESS	5)
After Instru	ction				If REG	≥ W	/;	
If REC	PC = Ac $S \leq W$	dress (GREA			PC	= A	ddress (NLE:	SS)

DAW	Decimal A	djust W Re	gister	DECF	Decreme	nt f	
Syntax:	DAW			Syntax:	DECF f{,	d {,a}}	
Operands: Operation:		>9] or [DC = 1		Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		
	(vv<3:0>) + else	$6 \rightarrow W < 3:0>;$		Operation:	$(f) - 1 \rightarrow d$	est	
	(W<3:0>) -	→ W<3:0>;		Status Affected	C, DC, N, 0	OV, Z	
	lf [W<7:4> :	> 9] or [C = 1]	then	Encoding:	0000	01da fi	ff ffff
	· •	6 → W<7:4>		Description:	result is sto	t register 'f'. If pred in W. If 'c pred back in re	l' is '1', the
Status Affected:	С						ank is selected.
Encoding:	0000	0000 000	00 0111		If 'a' is '1', ' GPR bank		ed to select the
Description:	resulting fro variables (e	s the eight-bit m the earlier a ach in packed es a correct pa	addition of two BCD format)		If 'a' is '0' a set is enab in Indexed mode whe	and the extend	5Fh). See
Words:	1			Words:	1		
Cycles:	1			Cycles:	1		
Q Cycle Activity:				Q Cycle Activit	y:		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	Read register W	Process Data	Write W	Decode	Read register 'f'	Process Data	Write to destination
Example 1:							
	DAW			Example:	DECF	CNT, 1,	0
Before Instru				Before Ins			
W C	= A5h = 0			CNT Z	= 01h = 0		
DC	= 0			After Instru			
After Instruct				CNT Z	= 00h = 1		
W C	= 05h = 1			-			
DC <u>Example 2:</u>	= 1 = 0						
Before Instru	ction						
W C DC After Instruct	= CEh = 0 = 0						
W	= 34h						
C DC	= 1 = 0						

DECFSZ	Decremer	Decrement f, skip if 0						
Syntax:	DECFSZ f	{,d {,a}}						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]						
Operation:	(f) – 1 $\rightarrow$ de skip if result							
Status Affected:	None							
Encoding:	0010	11da ffi	ff ffff					
Description: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 for details.								
Words:		1						
Cycles:	-	1(2)						
Q Cycle Activity:	Note: 3 cy	cles if skip an 2-word instru						
Q1	Q2	Q3	Q4					
Decode	Read	Process	Write to					
	register 'f'	Data	destination					
lf skip:								
Q1	Q2	Q3	Q4					
No operation	No operation	No operation	No operation					
If skip and followe			oporation					
Q1		Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
No operation	No operation	No operation	No operation					
Example:	HERE	DECFSZ GOTO	CNT, 1, 1 LOOP					
Before Instruc PC After Instructio	= Address	(HERE)						
CNT If CNT PC If CNT PC	= CNT - 1 = 0; = Address $\neq$ 0;	G (CONTINUE) G (HERE + 2						

DCFSNZ	Decremer	nt f, skip if n	ot 0	
Syntax:	DCFSNZ	f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f) – 1 $\rightarrow$ de skip if resul			
Status Affected:	None			
Encoding:	0100	11da fff	f ffff	
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is 1, the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f $\leq$ 95 (5Fh). See <b>Section 24.2.3</b> for details.			
Words:	1			
Cycles:		cles if skip and 2-word instruc		
Q Cycle Activity:	0.0	0.0	<u>.</u>	
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to	
	register 'f'	Data	destination	
If skip:	00	00	<u></u>	
Q1	Q2 No	Q3 No	Q4 No	
No operation	operation	operation	operation	
If skip and followed			operation	
Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	
No	No	No	No	
operation	operation	operation	operation	
Example:	ZERO	DCFSNZ TEM : :	IP, 1, 0	
Before Instruct TEMP	=	?		
After Instructio TEMP If TEMP PC If TEMP PC	n = = = ≠	0;	ZERO) IZERO)	

GOTO	Uncondit	ional Branc	h	INCF		Incremen	t f	
Syntax:	GOTO k			Syntax:		INCF f {,c	l {,a}}	
Operands:	$0 \le k \le 104$	8575		Operands:		$0 \le f \le 255$		
Operation:	$k \rightarrow PC < 20$	):1>				d ∈ [0,1] a ∈ [0,1]		
Status Affected:	None			Operation:		$f(f) + 1 \rightarrow de$	est	
Encoding:				Status Affe	cted:	C, DC, N, 0		
1st word (k<7:0>) 2nd word(k<19:8>	1110 1111	1111 k <sub>7</sub> k k <sub>19</sub> kkk kk	0	Encoding:		0010		fff ffff
Description:	anywhere v 2-Mbyte me value 'k' is	vs an uncondit vithin entire emory range. <sup>-</sup> loaded into PC ways a two-cy	The 20-bit C<20:1>.	Description	:	incremente placed in W placed bacl If 'a' is '0', t If 'a' is '1', t	/. If 'd' is '1', k in register he Access E he BSR is u	, the result is the result is
Words:	2					GPR bank	` '	nded instruction
Cycles:	2					set is enabl	ed, this inst	ruction operate
Q Cycle Activity:							Literal Offse never f ≤ 95	t Addressing (5Fh) See
Q1	Q2	Q3	Q4				.2.3 for deta	
Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>,	Words:		1		
	,		Write to PC	Cycles:		1		
No	No	No	No	Q Cycle A	ctivity:			
operation	operation	operation	operation	(	Q1	Q2	Q3	Q4
Example:	GOTO THE	RE		Dec	code	Read register 'f'	Process Data	Write to destination
After Instructi	on					register i	Data	destination
PC =	Address (T	HERE)		Example:		INCF	CNT, 1,	0
				After I C Z After I C Z C C	C nstructio NT	= FFh = 0 = ? = ?		

INCI	FSZ	Increment	t f, skip if 0	
Synta	ax:	INCFSZ f	{,d {,a}}	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Oper	ation:	(f) + 1 $\rightarrow$ de skip if result	-	
Statu	is Affected:	None		
Enco	oding:	0011	11da ff	ff ffff
Desc	sription:	incremented placed in W placed back If the result which is alre and a NOP is it a two-cycl If 'a' is '0', th If 'a' is '1', th GPR bank ( If 'a' is '0' ar set is enable in Indexed L mode when	eady fetched s executed in e instruction. he Access Ba he BSR is use default). hd the extend	the result is he result is '. (default) kt instruction, , is discarded astead, making ank is selected. ed to select the ded instruction uction operates Addressing 5Fh). See
Cycle			rcles if skip a a 2-word instr	
QC	ycle Activity:	00	00	04
	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
	Decode	register 'f'	Data	destination
lf sk	ip:	regiotor r	Data	dootinidion
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
lf sk	ip and followe	d by 2-word ins	struction:	
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation No	operation No	operation No	operation
	NO operation	NO operation	NO operation	No operation
	operation	oporation	operation	operation
<u>Exan</u>	nple:	HERE I NZERO : ZERO :		NT, 1, 0
	Before Instruc	tion		
	PC	= Address	(HERE)	
	After Instructio			
	CNT If CNT	= CNT + 1 = 0;		
	PC		(7770)	
		-	(ZERO)	
	If CNT PC	≠ 0;	(ZERO)	

INFS	SNZ	Incremen	t f, skip if no	ot 0			
Synta	ax:	INFSNZ f	{,d {,a}}				
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Oper	ation:	(f) + 1 $\rightarrow$ de skip if resul	-				
Statu	s Affected:	None					
Enco	ding:	0100	0100 10da ffff ffff				
Desc	ription:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See					
			.2.3 for details				
Word		1					
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity:							
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
lf ek	operation	operation d by 2-word in:	operation	operation			
II SK	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
<u>Exan</u>	<u>nple:</u>	HERE ZERO NZERO	HERE INFSNZ REG, 1, 0 ZERO				
Before Instruction PC = Address (HERE)							
	After Instructio REG If REG PC If REG PC	= REG + <sup>+</sup> ≠ 0; = Address = 0; = Address	S (NZERO)				

IORLW	Inclusive	Inclusive OR literal with W				
Syntax:	IORLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .OR. k	$\rightarrow$ W				
Status Affected: N, Z						
Encoding:	0000	1001	kkkk	kkkk		
Description:	its of W ar eral 'k'. The	0 000				
Words:	1					
Cycles:	1					
Q Cycle Activity	/:					
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proces Data	s Wr	ite to W		
Example:	IORLW	35h				
Before Inst						

	inds:	IORWF $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ (W) .OR. (1) N, Z					
Opera Status	ition:	d ∈ [0,1] a ∈ [0,1] (W) .OR. (i					
Status		. ,	f) $\rightarrow$ dest				
	Affected:	N 7					
-		· N, Z					
Encoc	ling:	0001	00da	ffff	ffff		
Descr	iption:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.					
Words	3:	1	1				
Cycles	S:	1	1				
Q Cy	cle Activity:						
-	Q1	Q2	Q3	3	Q4		
	Decode	Read register 'f'	Proce Data		/rite to stination		

Example: IORWF RESULT, 0, 1

-						
Before Instruction						
RESULT	=	13h				
W	=	91h				
After Instruction						
RESULT	=	13h				
W	=	93h				

W

After Instruction W

=

=

9Ah

BFh

LFS	R	Load FSI	२			
Synta	ax:	LFSR f, k	LFSR f, k			
Oper	ands:	$0 \le f \le 2$ $0 \le k \le 409$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$			
Oper	ation:	$k\toFSRf$				
Statu	s Affected:	None				
Enco	ding:	1110 1111	1110 0000	001 k <sub>7</sub> k		k <sub>11</sub> kkk kkkk
Desc	ription:	The 12-bit file select r				
Word	ls:	2				
Cycles:		2				
Q Cycle Activity:						
	Q1	Q2	Q3			Q4
	Decode	Read literal 'k' MSB	Proce Data		lit №	Write eral 'k' ISB to SRfH
	Decode	Read literal 'k' LSB	Proce Data			te literal o FSRfL
<u>Exan</u>	n <u>ple:</u> After Instructio FSR2H FSR2L	LFSR 2, on = 03 = AB	ßh			

MO	/F	Move f			
Synta	ax:	MOVF f	[,d {,a}}		
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Oper	ation:	$f \to \text{dest}$			
Statu	is Affected:	N, Z			
Enco	oding:	0101	00da	ffff	ffff
Desc	rription:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.			
Word	ds:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read register 'f'	Proce Data		/rite W
<u>Exar</u>	nple: Before Instruc REG W After Instructic REG W	tion = 22 = Ff	Fh 2h	0	

MOVFF	Move f to	o f			
Syntax:	MOVFF f	s,f <sub>d</sub>			
Operands:	$\begin{array}{l} 0 \leq f_s \leq 40 \\ 0 \leq f_d \leq 40 \end{array}$				
Operation:	$(f_{\text{S}}) \rightarrow f_{\text{d}}$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff <sub>s</sub> ffff <sub>d</sub>	
Description:	The contents of source register ' $f_s$ ' are moved to destination register ' $f_a$ '. Location of source ' $f_s$ ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination ' $f_d$ ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register				
Words:	2				
Cycles:	2 (3)				
Q Cycle Activity:					
Q1	Q2 Road	Q3		Q4	

QI	QZ	QS	Q4
Decode	Read	Process	No
	register 'f' (src)	Data	operation
Decode	No operation	No operation	Write register 'f' (dest)
	No dummy read		(dest)

Example:	MOVFF	REG1,	REG2
Before Instructi	on		

201010 111011001011		
REG1	=	33h
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

MOVLB	Move literal to low nibble in BSR				
Syntax:	MOVLW 4	(			
Operands:	$0 \le k \le 255$	5			
Operation:	$k \to BSR$				
Status Affected:	None	None			
Encoding:	0000	0000 0001 kkkk kkk			
Description:	The eight-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0', regardless of the value of $k_7:k_4$ .				
Words:	1	1			
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read literal 'k'	Proce Data			te literal to BSR
Example:	MOVLB	5			
Before Instruct BSR Reg After Instructio	jister = 02	ßh			

BSR Register = 05h

MO\	/LW	Move literal to W				
Synta	ax:	MOVLW	k			
Oper	ands:	$0 \le k \le 25$	5			
Oper	ation:	$k\toW$				
Status Affected: None						
Enco	ding:	0000	0000 1110 kkkk			kkkk
Desc	ription:	The eight-bit literal 'k' is loaded into W			d into W.	
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read	Proce		Wr	ite to W
		literal 'k'	Data	a		
Exan	nple:	MOVLW	5Ah			
	After Instruction	on				
	W	= 5Ah				

MOVWF	Move W to f				
Syntax:	MOVWF f {,a}	-			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$(W) \to f$				
Status Affected:	None				
Encoding:	0110 111a ffff ffff	٦			
Description:	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3 Q4				
Decode	ReadProcessWriteregister 'f'Dataregister 'f'				
Example:	MOVWF REG, 0				

**Before Instruction** 

W	=	4Fh
REG	=	FFh
After Instruct	ion	
W	=	4Fh
REG	=	4Fh

© 2004 Microchip Technology Inc.

MULLW	Multiply I	iteral with V	v	
Syntax:	MULLW	k		
Operands:	$0 \le k \le 255$	5		
Operation:	(W) x k $\rightarrow$	PRODH:PROI	DL	
Status Affected:	None			
Encoding:	0000	1101 kk	kk kkkk	
Description:	out betwee 8-bit literal placed in P pair. PROD W is uncha None of the Note that n possible in	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected.		
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL	
Example:	MULLW	0C4h		
Before Instruc	tion			
W PRODH PRODL After Instructio	= E2 = ? = ? on	2h		
W PRODH PRODL	= E2 = AI = 08	Dh		

MULWF	Multiply	W with f	
Syntax:	MULWF	f {,a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
Operation:	(W) x (f) –	→ PRODH:PR	ODL
Status Affected:	None		
Encoding:	0000	001a ff	ff ffff
Description:	out betwee register fill result is st register pa high byte. unchange None of th Note that r possible ir result is po If 'a' is '0', selected. I to select th If 'a' is '0' a set is enal operates i Addressin	e location 'f'. T ored in the PR air. PRODH co Both W and 'f d. the Status flags neither Overflo this operation bossible but not the Access Ba f 'a' is '1', the ne GPR bank	s of W and the The 16-bit CODH:PRODL Intains the are affected. w nor Carry is h. A Zero c detected. ank is BSR is used (default). Ided instruction uction ral Offset ever $f \le 95$
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
Example:	MULWF	REG, 1	
Before Instruc			
W REG PRODH PRODL After Instructio	= C4 = B5 = ? = ?		
W REG PRODH PRODL	= C <sup>2</sup> = B5 = 8A = 94	նի \h	

NEGF	Negate f				
Syntax:	NEGF f{	,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$(\overline{f}) + 1 \rightarrow f$				
Status Affected:	N, OV, C, D	N, OV, C, DC, Z			
Encoding:	0110	110a	ffff	ffff	
Description:	complemen data memo If 'a' is '0', tl If 'a' is '1', tl GPR bank If 'a' is '0' a set is enabl in Indexed mode when	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3	Q4	
Decode	Read register 'f'	Proce Data		Write gister 'f'	
Example:	NEGF R	EG, 1			
Before Instruc REG After Instruction	= 0011 1	1010 <b>[3</b> /	Ah]		

1100 0110 **[C6h]** 

		No Operation				
Synta	ax:	NOP				
Opera	ands:	None				
Opera	ation:	No operation				
Statu	s Affected:	None				
Enco	ding:	0000	0000	000	0	0000
		1111	XXXX	XXX	x	xxxx
Desc	ription:	No operati	on.			
Word	s:	1				
Cycle	es:	1				
QC	cle Activity:					
	Q1	Q2	Q	Q3		Q4
	Decode	No	No			No
		operation	operat	tion	ор	eration

Example:

None.

REG

=

POP	,	Рор Тор	op of Return Stack				
Synta	ax:	POP					
Oper	ands:	None					
Oper	ation:	$(TOS) \rightarrow b$	it bucke	t			
Statu	s Affected:	None					
Enco	ding:	0000	0000	000	0 0110		
Desc	ription:	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	C	13	Q4		
	Decode	No operation	POP val		No operation		
<u>Exan</u>	nple:	POP GOTO	NEW				
Before Instructior TOS Stack (1 leve			= =	0031A2 014332			
After Instruction TOS PC		'n	= =	014332 NEW	2h		

PUS	SH	Push Top of Return Stack					
Synta	ax:	PUSH					
Oper	ands:	None					
Oper	ration:	(PC + 2) $\rightarrow$	$(PC + 2) \rightarrow TOS$				
Statu	is Affected:	None	None				
Enco	oding:	0000	0000	000	0	0101	
Desc	cription:	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.				TOS stack. enting a OS and	
Word	ds:	1					
Cycles:		1					
QC	ycle Activity:						
	Q1	Q2		Q3		Q4	
	Decode	PUSH PC + 2 onto return stack	-	No ration	ор	No peration	
<u>Exar</u>	<u>nple:</u>	PUSH					
	Before Instruc TOS PC	tion	= =	345Ah 0124h			
PC After Instruction PC TOS Stack (1 level down)		= = =	0126h 0126h 345Ah				

RCA	LL	Relative (	Call				RE	S
Synta	ax:	RCALL n					Syı	nta
Oper	ands:	-1024 ≤ n ≤	$-1024 \le n \le 1023$				Ор	era
Oper	ation:	$(PC) + 2 \rightarrow (PC) + 2 + 2$	-				Ор	era
Statu	s Affected:	None					Sta	itus
Enco	ding:	1101	1nnn	nnn	ın	nnnn	En	coc
Desc	ription:	Subroutine from the cu			• •		De	scr
		address (Po stack. Then	C + 2) is p	ushe	ed on	to the	Wo	ords
		number '2n					Сус	cle
		have incren instruction.					Q	Су
		PC + 2 + 2r two-cycle ir	n. This ins					ſ
Word	ls:	1						L
Cycle	es:	2					Exa	am
QC	ycle Activity:							A
	Q1	Q2	Q3			Q4		,
	Decode	Read literal 'n'	Proces Data	S	Writ	te to PC		

No

operation

No

operation

RESET	Reset						
Syntax:	RESET						
Operands:	None	None					
Operation:	Reset all registers and flags that are affected by a MCLR Reset.						
Status Affected: All							
Encoding:	0000 0000 1111 1111						
Description: This instruction provides a way to execute a MCLR Reset in software.							
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q	3	Q4			
Decode	Start	No		No			
	Reset	operat	ion op	eration			

Example:

After Instruction

Registers = Flags* =	Reset Value Reset Value

RESET

Example: HERE RCALL Jump

No

operation

Before Instruction PC = Address (HERE) After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

Push PC to stack

No

operation

© 2004 Microchip Technology Inc.

RETFIE	Return from Interrupt	RETLW	Return lit	eral to W	
Syntax:	RETFIE {s}	Syntax:	RETLW k		
Operands:	s ∈ [0,1]	Operands:	$0 \le k \le 255$	$0 \le k \le 255$	
Operation:	$(TOS) \rightarrow PC$ , 1 $\rightarrow$ GIE/GIEH or PEIE/GIEL, if s = 1	Operation:	$k \rightarrow W,$ (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged		
	$(WS) \rightarrow W$ ,	Status Affected:	None		
	$(STATUSS) \rightarrow Status,$ $(BSRS) \rightarrow BSR,$	Encoding:	0000	1100 kk	kk kkkk
	PCLATU, PCLATH are unchanged.	Description:	W is loaded	d with the eigh	nt-bit literal 'k'.
Status Affected:	GIE/GIEH, PEIE/GIEL.				oaded from the
Encoding:	0000 0000 0001 000s		top of the stack (the return address). The high address latch (PCLATH)		
Description:	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into		remains un	cnanged.	
	the PC. Interrupts are enabled by	Words:	1		
	setting either the high or low priority	Cycles:	2		
	global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS,	Q Cycle Activity:	00	0.0	<u>.</u>
	STATUSS and BSRS, are loaded into	Q1	Q2 Read	Q3	Q4 Pop PC from
	their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).	Decode	literal 'k'	Process Data	stack, Write to W
Words:		No	No	No	No
	2	operation	operation	operation	operation
Cycles: Q Cycle Activity:	Z				
Q Cycle Activity. Q1	Q2 Q3 Q4	Example:			
Decode	No No Pop PC from operation operation stack Set GIEH or GIEL		; W conta: ; offset ; W now ha ; table va	value as	
No	No No No	: TABLE			
operation	operation operation operation	ADDWF PCL ; W = offset RETLW k0 ; Begin tabl			
Example:	RETFIE 1	RETLW k1 :	;		
After Interrupt PC W BSR Status	= TOS = WS = BSRS = STATUSS	: : RETLW kn	; End of t	table	
	H, PEIE/GIEL = $1$	Before Instruc			
		W	= 07h		
		After Instruction	ווכ		

**	_	0/11
ter Instruct	ion	
W	=	value of

kn

RET	URN	Return fro	om Subrout	ine	RLCF		Rotate Le	eft f throug	gh Ca	rry	
Synta	ax:	RETURN	{s}		Syntax:		RLCF f	,d {,a}}			
Oper	ands:	s ∈ [0,1]		Operands	ds: 0 ≤ f ≤ 255						
Oper	ation:	$(TOS) \rightarrow P$	C,				d ∈ [0,1]				
		if s = 1					a∈ [0,1]				
		$(WS) \rightarrow W,$ (STATUSS)			Operation	1:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow C$	est <n +="" 1="">,</n>			
		$(BSRS) \rightarrow$					$(C) \rightarrow dest$	-			
		PCLATU, P	CLATH are ur	nchanged	Status Aff	fected:	C, N, Z				
Statu	s Affected:	None		<u> </u>	Encoding	:	0011	01da f	fff	ffff	
Enco	ding:	0000	0000 000	01 001s	Descriptio	on:	The conter	nts of registe	er 'f' are	e rotated	
Desc	ription:	Return from	n subroutine. 1	he stack is				0	eft through the Carry		
			the top of the	( )			0	s '0', the res	•		
			to the progran contents of the					1', the resul f' (default).	t is sto	огеа раск	
		,	VS, STATUSS				•	the Access	Bank is	5	
			into their corre					'a' is '1', the			
		•		BSR. If `s' = 0,				GPR bank (		,	
		(default).	of these regist	ers occurs				ind the exter led, this inst			
Word	ls:	1					operates ir	Indexed Li	teral O	ffset	
Cycle	es:	2						g mode whe Section 24			
-	ycle Activity:							1		r actalis.	
	Q1	Q2	Q3	Q4			C	regis	ster f		
	Decode	No	Process	Pop PC from	Words:		1				
	No	operation No	Data No	stack No	Cycles:		1				
	operation	operation	operation	operation	Q Cycle	Activity:					
	· ·					Q1	Q2	Q3		Q4	
					D	ecode	Read	Process		Vrite to	
Exan	nple:	RETURN					register 'f'	Data	de	stination	
	After Instructio				Example:		RLCF	REG, C	. 0		
	PC = TC	55				ore Instruct			,		
					Dele	REG	= 1110 0	0110			
					٨.4	C r Instructio	= 0				
					After	REG	n = 1110 (	)110			
						W	= 1110 0				
						С	= 1				

RLNCF	Rotate Lo	eft f (no car	ry)	RRCF	Rotate Ri	ght f throug	gh Carry
Syntax:	RLNCF	f {,d {,a}}		Syntax:	RRCF f{	,d {,a}}	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$		Operation:	$(f) \rightarrow dest,$ $(f<0>) \rightarrow C,$			
Status Affected:	N, Z			<b>A</b>	$(C) \rightarrow dest$	<7>	
Encoding:	0100	01da ff	ff ffff	Status Affected:	C, N, Z		<u> </u>
Description:		nts of register		Encoding:	0011	00da ff	ff ffff
Words:	one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 for details.			The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See <b>Section 24.2.3</b> for details.			
Cycles:	1			Marda.	4		
Q Cycle Activity:				Words:	1		
Q1	Q2	Q3	Q4	Cycles:	1		
Decode	Read	Process	Write to	Q Cycle Activity:	Q2	Q3	Q4
	register 'f'	Data	destination	Q1 Decode	Read	Process	Write to
Example:	RLNCF	REG, 1,	0		register 'f'	Data	destination
Before Instruc REG After Instructi REG	= 1010 1			Example: Before Instruc REG	RRCF ction = 1110 (	REG, 0,	0
-				C	= 0		

After Instruction REG

W

С

=

=

0 =

1110 0110

0111 0011

RRNCF	Rotate I	Right f (n	o car	ry)			
Syntax:	RRNCF	f {,d {,a}}					
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5					
Operation:	· · ·	$(f) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>$					
Status Affected:	N, Z						
Encoding:	0100	0100 00da ffff ffff					
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See <b>Section 24.2.3</b> for details.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3			Q4		
Decode	Read register 'f'	Proce Data			rite to tination		
Example 1: Before Instruc REG After Instructic REG	= 1101		0				
	- 1110						
Example 2:	RRNCF	REG, 0,	0				
Before Instruct	tion						
W REG		0111					
After Instructio							
W REG	= 1110 = 1101	1011 0111					

SETF	Set f						
Syntax:	SETF f{,	SETF f {,a}					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	$FFh\tof$	$FFh\tof$					
Status Affected:	None						
Encoding:	0110	100a	ffff	ffff			
Description:	are set to F If 'a' is '0', ' If 'a' is '1', ' GPR bank If 'a' is '0' a set is enab in Indexed	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Data		Write gister 'f'			
Example:	SETF	REC	G,1				
Before Instruct REG After Instructio REG	= 54						

SLEEP	Enter Sle	Enter Sleep mode					
Syntax:	SLEEP	SLEEP					
Operands:	None	None					
Operation:		$00h \rightarrow WDT$ ,					
	$0 \rightarrow \underline{WDT}$ $1 \rightarrow \overline{TO}$ ,	$0 \rightarrow WDT$ postscaler, $1 \rightarrow TO$					
	$0 \rightarrow \overline{PD}$			S			
Status Affected:	TO, PD			E			
Encoding:	0000	0000 000	00 0011				
Description:	cleared. This set. Wati postscaler The proce	The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	No operation	Process Data	Go to sleep	V			
Before Instruct TO = PD = After Instructio TO = PD = † If WDT causes	? ? on 1 † 0	it is cleared.		E			
				Ē			
				Ē			

SUBFWB		Subtract	f from W wi	th borrow
Syntax:		SUBFWB	f {,d {,a}}	
Operands:		$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5	
Operation:		(W) – (f) –	$(\overline{C}) \rightarrow dest$	
Status Affected:		N, OV, C,	DC, Z	
Encoding:		0101	01da fff	f ffff
Description:		Subtract r	egister 'f' and (	Carry flag
		(borrow) fi method). I in W. If 'd' register 'f' If 'a' is '0', selected. I to select ti If 'a' is '0' a set is enal operates i Addressin	rom W (2's con f 'd' is '0', the re is '1', the resu	nplement esult is stored in lt is stored in ank is 3SR is used default). ed instruction action ral Offset ever $f \le 95$
Words:		1		
Cycles:		1		
Q Cycle Activity:				
Q Cycle Activity. Q1		Q2	Q3	Q4
Decode		Read	Process	Write to
Decode	re	egister 'f'	Data	destination
Example 1:		SUBFWB	REG, 1, 0	
Before Instruc	tion		1120, 1, 0	
REG	=	3		
W	=	2		
After Instructio	= n	1		
REG	=	FF		
W	=	2		
C Z	=	0 0		
Ň	=	-	sult is negative	9
Example 2:		SUBFWB	REG, 0, 0	
Before Instruc				
REG W	=	2 5		
C	=	1		
After Instruction	n			
REG	=	2		
W C	=	3 1		
Z	=	0		
N	=		sult is positive	
Example 3:		SUBFWB	REG, 1, 0	
Before Instruc REG	=	1		
W	=	2		
С	=	0		
After Instructio REG	n	0		
REG W	=	0 2		
C	=	1		
Z N	=	1 ; re 0	sult is zero	
••		-		

SUBLW	5	Subtract W from literal					
Syntax:	ę	SUBLW	k				
Operands:	C	$0 \le k \le 2$	255	5			
Operation:	k	- (W) -	$\rightarrow$	W			
Status Affected:	١	1, OV, C	), C	DC, Z			
Encoding:		0000		1000	kk}	ck	kkkk
Description:				acted from The result			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1		Q2		Q3			Q4
Decode		Read eral 'k'		Proce: Data		W	rite to W
Example 1:	S	SUBLW	0	2h			
Before Instruc	tion						
W C	= =	01h ?					
After Instruction	on						
W C	=	01h 1		ocult ic n	o o itin d	•	
Z	=	0	, re	esult is p	USILIV	е	
N	=	0					
Example 2:		SUBLW	0	2h			
Before Instruc							
W C	=	02h ?					
After Instruction	on						
W C Z N	= = = =	00h 1 1 0	; re	esult is z	ero		
Example 3:	S	UBLW	0	2h			
Before Instruc	tion						
W	=	03h					
C After Instructio	= nn	?					
W	=	FFh	: (	2's comp	leme	nt)	
C	=	0		esult is n			
Z N	=	0 1					

SUE	WF		Subtra	ct	W from f		
Synta	ax:		SUBWF		f {,d {,a}}		
Oper	ands:		0 ≤ f ≤ 2	55			
			d ∈ [0,1	-			
			a ∈ [0,1	-			
Oper	ation:		(f) – (W	) –	> dest		
Statu	s Affected:		N, OV, (	С,	DC, Z		
Enco	oding:		0101		11da ffi	ff ffff	
Desc	ription:				/ from register	``	
			complement method). If 'd' is '0', the result is stored in W. If 'd' is V, the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is V, the BSR is used to				
					GPR bank (de		
					and the extend bled. this instru		
					n Indexed Liter		
					g mode whene		
Word	le.		(5Fh). S 1	see	Section 24.2	.3 for details.	
Cycle			1				
	ycle Activity:						
QU	Q1		Q2		Q3	Q4	
	Decode		Read		Process	Write to	
		re	gister 'f'	1	Data	destination	
Exan	nple 1:		SUBWF		REG, 1, 0		
	Before Instruc	tion					
	REG	=	3				
	W C	=	2 ?				
	After Instruction	n					
	REG	=	1				
	W C	=	2 1	:	result is positiv	/e	
	ž	=	Ó	,			
Evon	N nple 2:	=					
	Before Instruc		SUBWF		REG, 0, 0		
	REG	=	2				
	W	=	2				
	C After Instructio	=	?				
	REG	=	2				
	W	=	0				
	C Z	=	1 1	;	result is zero		
	Ň	=	ò				
Exan	nple 3:		SUBWF		REG, 1, 0		
	Before Instruc						
	REG W	=	1 2				
	C	=	?				
	After Instructio						
	REG W	=	FFh 2	;(2	2's complemer	nt)	
	С	=	2	; r	esult is negativ	/e	
	Ž	=	0 1		-		
		-					

SUBWFB	Subtract	W from f wit	h Borrow
Syntax:	SUBWFB	f {,d {,a}}	
Operands:	0 ≤ f ≤ 255	5	
	d ∈ [0,1]		
	a ∈ [0,1]	_	
Operation:	., . ,	$(\overline{C}) \rightarrow dest$	
Status Affected:	N, OV, C,	DC, Z	
Encoding:	0101	10da fff	f ffff
Description:	from regisi method). I in W. If 'd' in register If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' i set is enab in Indexed mode whe	V and the Carry ter 'f' (2's compl f 'd' is '0', the re is '1', the result i 'f' (default). the Access Ban the BSR is used is (default). and the extended oled, this instruct Literal Offset at inever $f \le 95$ (5F <b>4.2.3</b> for details.	ement sult is stored s stored back k is selected. d to select the d instruction tion operates ddressing 'h). See
Words:	1	<b>4.2.3</b> 101 details.	
Cycles:	1		
	I		
Q Cycle Activity: Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
Decode	register 'f'	Data	destination
Example 1:	SUBWFB	REG, 1, 0	
Before Instruc	tion		
REG	= 19h	(0001 100	01)
W	= 0Dh	(0000 110	)1)
After Instructio	= 1 on		
REG	= 0Ch	(0000 101	1)
W	= 0Dh	(0000 110	01)
C	= 1		
Z N	= 0 = 0	; result is po	ositive
Example 2:	SUBWFB		
Before Instruc	tion		
REG	= 1Bh	(0001 101	1)
W	= 1Ah	(0001 101	LO)
C After Instructio	= 0		
REG	= 1Bh	(0001 101	1)
W	= 00h	(0001 101	
Ç	= 1		
Z N	= 1 = 0	; result is ze	ero
Example 3:	SUBWFB	REG, 1, 0	
Before Instruc			
REG	= 03h	(0000 001	1)
W	= 0Eh	(0000 110	)1)
C After Instructio	= 1		
After Instructio REG	on = F5h	(1111 010	10)
REG	– F30	; [2's comp]	
W	= 0Eh	(0000 110	)1)
C Z	= 0 = 0		
Z N	= 1	; result is ne	egative

SWAPF	Swap f		
Syntax:	SWAPF f{	[,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	$(f<3:0>) \rightarrow (f<7:4>) \rightarrow (f<7:4>)$		
Status Affected:	None		
Encoding:	0011	10da f	fff ffff
Description:	'f' are excha is placed in placed in re If 'a' is '0', tl If 'a' is '1', tl GPR bank ( If 'a' is '0' an set is enabl in Indexed I mode when	anged. If 'd' i W. If 'd' is '1 gister 'f' (def ne Access B ne BSR is us (default). nd the exten	ank is selected. ed to select the ded instruction uction operates Addressing 5Fh). See
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example: Before Instruct REG After Instructio REG	tion = 53h	EG, 1, 0	

TBL	RD	Table Read	I				
Synta	ax:	TBLRD ( *; *-	+; *-; +*)				
Oper	ands:	None					
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT;					
Statu	s Affected:	None					
Enco	ding:	0000	0000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*	
		of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word					
		TBLPTR	(0] = 1.		ogran	ficant Byte n Memory	
		Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement					
		• pre-increm	ient				
Word Cycle		1 2					
	ycle Activity						
	Q1	Q2	C	23		Q4	
	Decode	No		lo		No	
		operation	oper			peration	
	No operation	No operation (Read Program Memory)		lo ation		operation (Write ABLAT)	

#### TBLRD Table Read (Continued)

Example 1:	TBLRD	*+	;	
Before Instructi	on			
TABLAT			=	55h
TBLPTR	(00 A 05 06)		=	00A356h
MEMORY		)	=	34h
After Instructior TABLAT	1		_	34h
TBLPTR			=	00A357h
				00/100/11
Evennela 0				
Example 2:	TBLRD	+*	;	
Before Instructi		+*	;	
		+*	; =	AAh
Before Instructi TABLAT TBLPTR	on	·	; = =	01A357h
Before Instructi TABLAT TBLPTR MEMORY	on (01A357h	)	= = =	01A357h 12h
Before Instructi TABLAT TBLPTR MEMORY MEMORY	on (01A357h (01A358h	)	=	01A357h
Before Instructi TABLAT TBLPTR MEMORY MEMORY After Instructior	on (01A357h (01A358h	)	= = =	01A357h 12h 34h
Before Instructi TABLAT TBLPTR MEMORY MEMORY	on (01A357h (01A358h	)	= = =	01A357h 12h

FBLWT	Table Wi	rite						
Syntax:	TBLWT(*	; *+; *-; +*	·)					
Operands:	None							
Operation:	if TBLWT* (TABLAT) TBLPTR -	$\rightarrow$ Holding - No Chan		;				
	(TBLPTR)	$(TABLAT) \rightarrow Holding Register;$ $(TBLPTR) + 1 \rightarrow TBLPTR;$ if TBLWT*-,						
	(TABLAT) (TBLPTR) if TBLWT+	$\rightarrow$ Holding - 1 $\rightarrow$ TE		;				
	(TBLPTR) (TABLAT)			;				
Status Affected:	None							
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+				
				=2 *-				
				=3 +*				
	holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word							
	for addition memory.) The TBLP each byte TBLPTR H The LSb c byte of the access. TBLF	TR (a 21- in the pro has a 2-Mt of the TBLI of the TBL	on program bit pointer gram men byte addre PTR selec memory l : Least S Byte of Memor : Most S Byte of Memor	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word				
	for addition memory.) The TBLP each byte TBLPTR H The LSb c byte of the access. TBLF	TR (a 21- in the pro has a 2-Mt of the TBL of  on program bit pointer gram men byte addre PTR selec memory l E Least S Byte of Memor Syte of Memor Byte of Memor ion can m	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word					
	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char	TR (a 21- in the pro has a 2-Mt of the TBL of  on program bit pointer gram men byte addre PTR selec memory l E Least S Byte of Memor Syte of Memor Byte of Memor ion can m	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word					
	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF The TBLW value of T • no char • post-inc	TR (a 21- in the pro has a 2-Mt of the TBL of  on program bit pointer gram men byte addre PTR selec memory l E Least S Byte of Memor Syte of Memor Byte of Memor ion can m	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word					
	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de	TR (a 21- in the pro has a 2-Mt of the TBL of the TBL of the TBL of TR[0] = 0 TR[0] = 1 T instruct BLPTR as hoge crement crement	on program bit pointer gram men byte addre PTR selec memory l E Least S Byte of Memor Syte of Memor Byte of Memor ion can m	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word				
Vords:	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF Value of T • no char • post-inc • post-de	TR (a 21- in the pro has a 2-Mt of the TBL of the TBL of the TBL of TR[0] = 0 TR[0] = 1 T instruct BLPTR as hoge crement crement	on program bit pointer gram men byte addre PTR selec memory l E Least S Byte of Memor Syte of Memor Byte of Memor ion can m	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word				
	for addition memory.) The TBLP each byte TBLPTR h The LSb of byte of the access. TBLF TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	TR (a 21- in the pro has a 2-Mt of the TBL of the TBL of the TBL of TR[0] = 0 TR[0] = 1 T instruct BLPTR as hoge crement crement	on program bit pointer gram men byte addre PTR selec memory l E Least S Byte of Memor Syte of Memor Byte of Memor ion can m	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word				
cycles:	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF Value of T • no char • post-inc • post-de	TR (a 21- in the pro has a 2-Mt of the TBL of the TBL of the TBL of TR[0] = 0 TR[0] = 1 T instruct BLPTR as hoge crement crement	on program bit pointer gram men byte addre PTR selec memory l E Least S Byte of Memor Syte of Memor Byte of Memor ion can m	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program y Word				
Cycles:	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	TR (a 21- in the pro has a 2-Mt of the TBL of the TBL of the TBL of TR[0] = 0 TR[0] = 1 T instruct BLPTR as age crement crement ement	on program bit pointer gram men byte addre PTR selec memory I : Least S Byte of Memori : Most S Byte of Memori ion can m s follows:	nming Flash ) points to nory. ess range. ess range. ess range. ess range. Significant i Program y Word ignificant i Program y Word odify the				
Cycles:	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1 2	TR (a 21- in the pro bas a 2-Mt of the TBL program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as bage crement crement ement	on program bit pointer gram men byte addre PTR selec memory I : Least S Byte of Memor : Most S Byte of Memor ion can m s follows:	nming Flash ) points to nory. ess range. ts which ocation to Significant i Program y Word odify the odify the				
Cycles:	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	TR (a 21- in the pro bas a 2-Mt of the TBL program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as bage crement crement ement Q2 No	on program bit pointer gram men byte addre PTR selec memory I : Least S Byte of Memori : Most S Byte of Memori ion can m s follows: Q3	nming Flash ) points to nory. ess range. ess range. ess range. ess range. ess range. Significant i Program y Word odify the odify the Q4 No				
Nords: Cycles: ⊇ Cycle Activity:	for addition memory.) The TBLP each byte TBLPTR h The LSb of byte of the access. TBLF TBLF TBLF The TBLW value of T • no char • post-inc 1 2 Q1 Decode	TR (a 21- in the pro bas a 2-Mt of the TBL of  on program bit pointer gram men byte addre PTR selec memory I : Least S Byte of Memor ion can m s follows: Q3 No operation	nming Flash ) points to nory. ess range. ets which ocation to Significant f Program y Word odify the Q4 No operation					
Cycles:	for addition memory.) The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF Value of T • no char • post-inc • post-inc 1 2 Q1 Decode No	TR (a 21- in the pro bas a 2-Mt of the TBL program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as bage crement crement ement Q2 No	on program bit pointer gram men byte addre PTR selec memory I : Least S Byte of Memor ion can m s follows: Q3 No operation No	mming Flash ) points to nory. ess range. ess range. ess range. ess range. Significant f Program y Word odify the Q4 No operation No				

### TBLWT Table Write (Continued)

Example 1:	TBLWT	*+;	
	Instruction	. ,	
TA TE HO	ABLAT BLPTR DLDING REGIS 0A356h)	TER =	55h 00A356h FFh
After In TA TE HO	structions (table BLAT BLPTR DLDING REGIS 0A356h) TBLWT	= =	npletion) 55h 00A357h 55h
		т,	
TA TE HC (0 HC (0 After In	Instruction NBLAT SLPTR DLDING REGIS 1389Ah) DLDING REGIS 1389Bh) struction (table v NBLAT	TER = vrite comp	34h 01389Ah FFh FFh Detion) 34h
TE H( (0 H(	ABLAT BLPTR DLDING REGIS 1389Ah) DLDING REGIS 1389Bh)	=	01389Bh FFh 34h
Note:	PIC18F6310/ devices) in TBLWT car PIC18F8310/ external mem writing to an e For more info "Writing to (PIC18F8310) Section 6.6	6410 de normal o only 8410 c ory inter external r rmation, <b>Progra</b>	devices with the face and only when nemory device. refer to Section 6.4 n Memory Space only)" and g and Erasing

TSTFSZ	Test f, ski	ip if 0		XORLW
Syntax:	TSTFSZ f	{,a}		Syntax:
Operands:	$0 \leq f \leq 255$		Operands:	
	a ∈ [0,1]			Operation:
Operation:	skip if f = 0			Status Affected:
Status Affected:	None	1		Encoding:
Encoding:	0110	011a ffi	f ffff	Description:
Description:	during the c is discarded making this If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher	e next instructi current instruct d and a NOP is a two-cycle in he Access Bar he BSR is use (default). nd the extende ed, this instruct Literal Offset A never $f \le 95$ (51 <b>.2.3</b> for details	ion execution, executed, astruction. hk is selected. d to select the ed instruction ction operates Addressing Fh). See	Words: Cycles: Q Cycle Activity: Q1 Decode
Words:	1			Example: Before Instruc
Cycles:	1(2)			W
		/cles if skip an a 2-word instru		After Instructio
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	No operation	
lf skip:				
Q1	Q2	Q3	Q4	
No	No	No	No	
operation If skip and followe	operation	operation	operation	
Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	
No	No	No	No	
operation	operation	operation	operation	
<u>Example:</u>	NZERO	ISTFSZ CNI : :	2, 1	
Before Instruc				
PC After Instructio		dress (HERE	)	
If CNT	= 00	h,		
PC If CNT		dress (ZERO	)	
PC		dress (NZERC	))	

XORLW	Exclusiv	Exclusive OR literal with W						
Syntax:	XORLW	k						
Operands:	$0 \le k \le 25$	5						
Operation:	(W) .XOR	$k \to W$						
Status Affected:	N, Z							
Encoding:	0000	1010	kkkk	kkkk				
Description:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read literal 'k'	Proces Data		Vrite to W				
Example:	XORLW	0AFh						

ction B5h = ion = 1Ah

XOR	WF	Exclusive	e OR W with	f
Synta	ax:	XORWF	f {,d {,a}}	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Oper	ation:	(W) .XOR.	(f) $\rightarrow$ dest	
Statu	s Affected:	N, Z		
Enco	ding:	0001	10da ffi	ff ffff
		in W. If 'd' is in the regis If 'a' is '0', 1 If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher	If 'd' is '0', the result ter 'f' (default). the Access Bar he BSR is use (default). and the extended led, this instruct Literal Offset A never $f \le 95$ (51 <b>4.2.3</b> for details	is stored back hk is selected. d to select the ed instruction ction operates Addressing Fh). See
Word	ls:	1		
Cycle	es:	1		
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination
Exam	<u>nple</u> :	XORWF	REG, 1, 0	
	Before Instruc			
	REG W	= AFh = B5h		
	After Instructio			
	REG	= 1Ah		
	W	= B5h		

#### 24.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18FX310/X410 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST configuration bit.

The instructions in the extended set can all be classified as literal operations which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and de-allocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software stack pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 24-3. Detailed descriptions are provided in **Section 24.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 24-1 (page 288) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

#### 24.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemo	Mnemonic, Description		Cualaa	16-Bit Instruction Word				Status
Operands		Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z <sub>s</sub> , f <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z <sub>s</sub> , z <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None
	ũ ũ	z <sub>d</sub> (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

#### TABLE 24-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

Note: All PIC18 instructions may take an optional label argument, preceding the instruction mnemonic, for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s)

#### 24.2.2 EXTENDED INSTRUCTION SET

ADDFSR Add Literal to FSR						
ax:	ADDFSR	f, k				
ands:	$0 \le k \le 63$	$0 \le k \le 63$				
	f∈ [0, 1, 2	f ∈ [0, 1, 2]				
ation:	$FSR(f) + k \rightarrow FSR(f)$					
s Affected:	None	None				
ding:	1110	1000	ffk}	ffkk kkkl		
ription:		The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.				
ls:	1	1				
es:	1	1				
ycle Activity:						
Q1	Q2	Q3			Q4	
Decode	Read	Proces	SS	W	rite to	
	literal 'k'	Data			FSR	
	ax: ands: ation: s Affected: ding: ription: ds: es: ycle Activity: Q1	ADDFSRands: $0 \le k \le 63$ f $\in [0, 1, 2]$ ration:FSR(f) + His Affected:Noneiding:1110iription:The 6-bitcontents ofds:1es:1ycle Activity:Q2DecodeRead	ADDFSRf, kax: $ADDFSR$ f, kands: $0 \le k \le 63$ f $\in [0, 1, 2]$ ration: $FSR(f) + k \rightarrow FSR(f)$ as Affected:Noneiding: $1110$ $1000$ tription:The 6-bit literal 'k' is contents of the FSFds:1es:1ycle Activity:Q1Q1Q2Q3DecodeReadProcest	ADDFSRf, kax: $ADDFSR$ f, kands: $0 \le k \le 63$ f $\in [0, 1, 2]$ ration: $FSR(f) + k \rightarrow FSR(f)$ is Affected:Noneiding: $1110$ $1000$ if fkiription:The 6-bit literal 'k' is added contents of the FSR spectoris:1es:1ycle Activity:Q1Q1Q2Q3DecodeReadProcess	ADDFSRf, kax: $ADDFSR$ f, kands: $0 \le k \le 63$ f $\in [0, 1, 2]$ ration:FSR(f) + k $\rightarrow$ FSR(f)is Affected:Noneiding:11101000if fkkription:The 6-bit literal 'k' is added to contents of the FSR specifiedis:1es:1ycle Activity:Q2Q3DecodeReadProcessW	

Exam	<u>n   n  </u>
пхаш	ne

ADDFSR 2, 23h

Before Instruction

FSR2	=	03FFh				
After Instruction						

FSR2 0422h =

ADD	ULNK	Add Literal to FSR2 and Return					
Synta	ax:	ADDULN	( k				
Oper	ands:	$0 \le k \le 63$					
Oper	ation:	FSR2 + k	$\rightarrow$ F	SR2,			
		$(TOS) \rightarrow F$	эС				
Statu	s Affected:	None					
Enco	ding:	1110	10	000	11kk		kkkk
	ription:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be though of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.			then h the s to uring the cial case re $f = 3$		
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2		G	23		Q4
	Decode	Read		Proc	cess	١	Write to

Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example:

ample:	ADI	DULNK	23h
Before Instructi	on		
FSR2	=	03FFh	
PC	=	0100h	
After Instruction	n		
FSR2	=	0422h	
PC	=	(TOS)	

CALLW Subroutine Call Using WREG						
Synt	ax:	CALLW				
Oper	ands:	None				
Opei	ration:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ (PCLATH) - (PCLATU) -	, → PCH,			
Statu	is Affected:	None				
Enco	oding:	0000	0000 000	01	0100	
Desc	rription	pushed onto contents of existing val contents of latched into respectively executed as new next in Unlike CAL	turn address ( o the return sta W are written ue is discarded PCLATH and PCH and PCI A. The second s a NOP instruction struction is fet L, there is no Status or BSR.	ack. I to P( d. Th PCL/ U, cycle ction ched optio	Next, the CL; the en, the ATU are e is while the	
Word	ds:	1				
Cycl		2	2			
	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read WREG	Push PC to stack	ор	No eration	
	No	No	No		No	
	operation	operation	operation	ор	eration	
$\begin{array}{cccc} \underline{Example:} & \underline{HERE} & \underline{CALLW} \\ \hline \\ Before Instruction \\ PC & = & address (HERE) \\ PCLATH & = & 10h \\ PCLATU & = & 00h \\ W & = & 06h \\ \hline \\ After Instruction \\ PC & = & 001006h \\ TOS & = & address (HERE + 2) \\ PCLATH & = & 10h \\ PCLATH & = & 00h \\ \end{array}$						

MO	MOVSF Move Indexed to f					
Synta	ax:	MOVSF [2	z <sub>s</sub> ], f <sub>d</sub>			
Oper	ands:	$0 \le z_s \le 12^{\circ}$ $0 \le f_d \le 408^{\circ}$				
Oper	ation:	((FSR2) + 2	$(z_s) \rightarrow f_d$			
Statu	is Affected:	None				
1st w	oding: /ord (source) word (destin.)	1110 1111	1011 ffff	Ozzz ffff	zzzz <sub>s</sub> ffff <sub>d</sub>	
	ription:	<ul> <li>The contents of the source register are moved to destination register 'f<sub>d</sub>'. The actual address of the source register is determined by adding the 7-bit literal offset 'z<sub>s</sub>' in the first word to the value o FSR2. The address of the destination register is specified by the 12-bit literal 'f<sub>d</sub>' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the</li> </ul>				
Word	10.	value returi 2	ned will be	00h.		
Cycle		2				
	ycle Activity:	2				
u u	Q1	Q2	Q3		Q4	
	Decode	Determine source addr	Determir source ac		Read urce reg	
	Decode	No operation No dummy read	No operatio	n re	Write gister 'f' (dest)	
Exan	nple:	MOVSF	[05h], R	EG2		
	Before Instruc FSR2 Contents of 85h REG2 After Instructio FSR2 Contents of 85h REG2	= 80 = 33 = 11 m = 80	h h h			

MOV	/SS	Move Indexed to Indexed						
Synta	ax:	MOVSS [	z <sub>s</sub> ], [z <sub>d</sub> ]					
Oper	ands:	0	$\begin{array}{l} 0 \leq z_{s} \leq 127 \\ 0 \leq z_{d} \leq 127 \end{array}$					
Oper	ation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) +	⊦z <sub>d</sub> )			
Statu	s Affected:	None	None					
	ding: ord (source) vord (dest.)	1110 1111	1011 xxxx	1zz xzz		zzzz <sub>s</sub> zzzz <sub>d</sub>		
	ription	moved to t addresses registers a 7-bit literal respectivel registers c the 4096-b (000h to FI The MOVSS PCL, TOSI destination If the result an indirect value retur resultant d an indirect instruction	1111xxxxxzzzzzzz_dThe contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets 'zs' or 'zd', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP.					
Word			2					
Cycle		2						
QC	ycle Activity:					<b>.</b>		
I	Q1	Q2	Q3		_	Q4		
	Decode	Determine	Determ	nine	F	Read		

•	Z		
:	2		
cle Activity:			
Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instruction	on		
FSR2 Contents	=	80h	
of 85h Contents of 86h	=	33h	
	=	11h	
After Instruction			
FSR2 Contents	=	80h	
of 85h	=	33h	
Contents of 86h	=	33h	

PUSHL	Store Literal at FSR2, Decrement FSR2					
Syntax:	PUSHL k					
Operands:	$0 \le k \le 255$					
Operation:	$k \rightarrow (FSR2 + 1 \rightarrow FSR2 + 1 \rightarrow T)$					
Status Affected:	None					
Encoding:	1111	1010	kkk]	k	kkkk	
Description:	memory ad FSR2 is de operation. This instruc	The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by '1' after the operation. This instruction allows users to push values onto a software stack.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	5		Q4	
Decode	Read 'k'	Proce data		•••	rite to tination	
Example: Before Instruc FSR2H:F	tion SR2L		1ECh			
Memory	· · · ·	= 0	10h			

After Instruction		
FSR2H:FSR2L Memory (01ECh)	=	01EBh 08h

SUBULNK

SUB	FSR	Subtrac	Subtract Literal from FSR						
Synta	ax:	SUBFSR	SUBFSR f, k						
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$						
		f ∈ [0, 1,	f ∈ [ 0, 1, 2 ]						
Oper	ation:	FSRf – k	$\rightarrow$ FSRf						
Statu	s Affected:	None	None						
Enco	ding:	1110	1001	ffk}	۲.	kkkk			
Desc	Description: The 6-bit literal 'k' is subtracted from								
		the contents of the FSR specified by 'f'.							
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3			Q4			
	Decode	Read	Read Process Write to						
		register 'f'	register 'f' Data destination						

SUBFSR 2, 23h

SUE	ULNK		and Return					
Synta	ax:	SUBULNK	( k					
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$					
Oper	ation:	FSR2 – k	$\rightarrow$ FSR2					
		$(TOS) \rightarrow F$	С					
Statu	s Affected:	None						
Enco	oding:	1110	1001	11kk	kkkk			
		is then exe with the To The instru execute; a the second This may I case of the where f = only on FS	The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be though of as a special case of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.					
Word	ls:	1						
Cycle		2	2					
Q Cycle Activity:								
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Proce Data		Write to destination			
	No	No	No		No			
			-	-				

Subtract Literal from FSR2

Operation

Operation

Operation

Operation

Example:		SUBULNK	23h
Before Instru	ction		
FSR2	=	03FFh	
PC	=	0100h	
After Instruct	on		
FSR2	=	03DCh	
PC	=	(TOS)	

Example:

**Before Instruction** 03FFh FSR2 = After Instruction FSR2 03DCh =

© 2004 Microchip Technology Inc.

#### 24.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC18 instruction set exten-
	sion may cause legacy applications to
	behave erratically or fail entirely.

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset addressing (Section 5.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

#### 24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument 'f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value 'k'. As already noted, this occurs only when f is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM assembler.

The destination argument 'd' functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option /y, or the PE directive in the source listing.

#### 24.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18FX310/X410, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADD	)WF	ADD W to Indexed (Indexed Literal Offset mode)						
Synta	ax:	ADDWF	[k] {,d}					
Oper	ands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in \ [0,1] \end{array}$						
Oper	ation:	(W) + ((FS	SR2) + k) -	$\rightarrow$ dest				
Statu	is Affected:	N, OV, C,	DC, Z					
Enco	oding:	0010	01d0	kkkk	kkkk			
Desc	ription:	The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).						
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read 'k'	Proce Data		Vrite to stination			
Exan	nple:	ADDWF	[OFST]	,0				
	Before Instruction	on						
	W OFST FSR2 Contents of 0A2Ch	= = =	2Ch 0A00ł	ı				
	After Instruction							
	W Contents	=	37h					
	of 0A2Ch	=	20h					

BSF	Bit Set Indexed (Indexed Literal Offset mode)					
Syntax:	BSF [k], k	D				
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow$ ((FSF	$1 \rightarrow ((FSR2) + k) < b >$				
Status Affected:	None					
Encoding:	1000	bbb0	kkkk	kkkl	k	
Description:	Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read	Proce		Write to		
	register 'f'	Data	a (	destinatio	n	
Example:	BSF	[FLAG_O	FST],	7		
Before Instructi FLAG_OF FSR2 Contents of 0A0Ah After Instructior Contents of 0A0Ah	ST = = =	0Ah 0A00h 55h D5h	1			
SETF Set Indexed (Indexed Literal Offset mode)						
Syntax:	SETF [k]					
Operands:	$0 \le k \le 95$					
Operation:	$FFh \rightarrow ((FSR2) + k)$					
Status Affected:	None					
Encoding:	0110 1000 kkkk kkkk					

000	4.1401	0 = 11 = 00							
Oper	ation:	FFh  ightarrow ((F	$FFh \rightarrow ((FSR2) + k)$						
Statu	s Affected:	None	None						
Enco	ding:	0110	1000	kkkk	kkkk				
Desc	ription:		The contents of the register indicated by FSR2, offset by 'k', are set to FFh.						
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read 'k'	Proce Data		Write egister				

		Dala	
Example:	SETF	[OFST]	
Before Instruct	tion		
OFST	=	2Ch	
FSR2	=	0A00h	
Contents of 0A2Ch	=	00h	
After Instructio	n		
Contents of 0A2Ch	=	FFh	

### 24.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18FX310/X410 family of devices. This includes the MPLAB C18 compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default configuration bits for that device. The default setting for the XINST configuration is '0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming. To develop software for the extended instruction set, the user must enable support for the instructions and the indexed addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

### 25.0 DEVELOPMENT SUPPORT

The  $\mathsf{PICmicro}^{\textcircled{R}}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
  - MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART<sup>®</sup> Plus Development Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 4 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - KEELOQ<sup>®</sup> Evaluation and Programming Tools
  - PICDEM MSC
  - microID<sup>®</sup> Developer Kits
  - CAN
  - PowerSmart® Developer Kits
  - Analog

#### 25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - mixed assembly and C
  - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

#### 25.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 25.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 25.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

### 25.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

#### 25.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

#### 25.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

#### 25.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

#### 25.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

#### 25.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

#### 25.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

#### 25.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP<sup>™</sup> cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

#### 25.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

#### 25.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

#### 25.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

#### 25.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

#### 25.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

#### 25.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

#### 25.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

#### 25.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

#### 25.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

#### 25.23 PICkit<sup>™</sup> 1 Flash Starter Kit

A complete "development system in a box", the PICkit<sup>™</sup> Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC<sup>®</sup> microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB<sup>®</sup> IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC<sup>®</sup> Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

#### 25.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

#### 25.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA<sup>®</sup> development kit
- microID development and rfLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits.

### PIC18FX310/X410

NOTES:

### 26.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings <sup>(†)</sup>	
Ambient temperature under bias	
Storage temperature	(65°¢ to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	,
Total power dissipation (Note 1)	1.0W
Maximum current into VDD pin	250 mA
Input clamp current, Iiк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Iок (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD  $-\Sigma$  IOH} +  $\Sigma_{f}$ {VDD -VQH} x IOH} +  $\Sigma$ (VOL x IOL)
  - 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-1002 should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





FIGURE 26-2: PIC18LF6310/6410/8310/8410 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



### 26.1 DC Characteristics: Supply V

#### Supply Voltage PIC18F6310/6410/8310/8410 (Industrial) PIC18LF6310/6410/8310/8410 (Industrial)

	C18LF6310/6410/8310/8410Standard Operating Conditions (unless otherwide)(Industrial)Operating temperature-40°C ≤ TA ≤ +85°C					ons (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial		
PIC18F6310/6410/8310/8410 (Industrial, Extended)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
Param No. Symbol Characteristic			Min	Тур	Max	Units	Conditions	
VDD Supply Voltage								
D001		PIC18LFX310/X410	2.0	_	5.5	V	HS, XT, RC and LR Oscillator mode	
		PIC18FX310/X410	4.2	_	5.5	V	$\sim$	
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5		—	V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	0.7	V	See Section 4.3 "Power-on Reset (POR)" for details	
D004	SVDD	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.05	_	—	V/ms	See Section 4.3 "Power-on Reset (POR)" for details	
	VBOR	Brown-out Reset Voltage			(	()		
D005		BORV1:BORV0 = 11	1.96	2.06	2.16	$\checkmark$		
		BORV1:BORV0 = 10	2.64	2.78	2,97	V		
		BORV1:BORV0 = 01	4.11	4.33	4,55	V		
		BORV1:BORV0 = 00	4.41	4.64	4,87	V		

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

PIC18LF (Indus	<b>6310/6410/8310/8410</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
	310/6410/8310/8410 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Device	Тур	Max	Units	s Conditions		
	Power-down Current (IPD)	(1)				$\land$	
	PIC18LFX310/X410	0.18	0.95	μA	-40°C		
		0.19	1.0	μA	+25°C	VDD = 2.0V, (Sleep mode)	
		0.20	1.1	μA	+85°C		
	PIC18LFX310/X410	0.27	0.95	μA	-40°C		
		0.28	1.0	μA	+25°C	VDD = 3.0V, (Sleep mode)	
		0.30	1.1	μA	+85°C		
	All devices	0.42	1.9	μΑ	-46%C)		
		0.44	2.0	μΑ	+25°C	VDD = 5.0V, ( <b>Sleep</b> mode)	
		0.47	2.1	μΑ	+85°C		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz orystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a nuch higher cost.



PIC18LF (Indus	<b>6310/6410/8310/8410</b> strial)	<b>Standa</b> Operati				s otherwise stated ≤ +85°C for indust				
	<b>310/6410/8310/8410</b> strial, Extended)	<b>Standa</b> Operati			•	s otherwise stated ≤ +85°C for indust	, , , , , , , , , , , , , , , , , , , ,			
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) <sup>(2,3)</sup>									
	PIC18LFX310/X410	15.6	31.5	μΑ	-40°C		$\swarrow \checkmark \checkmark$			
		14.8	30	μΑ	+25°C	VDD = 2.0V	$\checkmark$			
		14.1	28.5	μΑ	+85°C		$\bigtriangledown$			
	PIC18LFX310/X410	34	63	μΑ	-40°C		Fosc = 31 kHz			
		32.4	57	μΑ	+25°C	VØD=3.0W	(RC_RUN mode,			
		30.7	60	μΑ	+85°C		Internal oscillator source)			
	All devices	83.2	168	μΑ	-40°C /	$\square$				
		79.2	160	μΑ	+25°C					
		75.2	152	μΑ	+85°C	$\searrow$				
	PIC18LFX310/X410	339	630	μΑ	40°& )	)				
		323	600	μΑ	/425°C	VDD = 2.0V				
		306	570	μA	< <u> </u>					
	PIC18LFX310/X410	.55	1.3	mA∕	40°C		Fosc = 1 MHz			
		.52	1.2	(mA)	+25°℃	VDD = 3.0V	(RC_RUN mode,			
		.50	1.1 <	mA	+85°C		Internal oscillator source)			
	All devices	1.2	2.3	mA	∽ -40°C					
		1.1	/2.2	mA∼	+25°C	VDD = 5.0V				
		1.1	\2/I	∕mA	+85°C					
	PIC18LFX310/X410		2.1/	mA	-40°C					
	(	(0.80 ʃ	<u>]</u> 2.0	mA	+25°C	VDD = 2.0V				
	$\square$	0.76	/ 1.9	mA	+85°C					
	PIC18LFX310/X410	1.4	2.7	mA	-40°C		Fosc = 4 MHz			
		~1.3	2.6	mA	+25°C	VDD = 3.0V	( <b>RC_RUN</b> mode,			
		1.3	2.5	mA	+85°C		Internal oscillator source)			
	All devices	2.6	5.3	mA	-40°C					
		2.5	5.0	mA	+25°C	VDD = 5.0V				
		2.4	4.8	mA	+85°C					

Legend: //Shading of rows is to assist in readability of the table.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

Note

PIC18LF (Indus	<b>6310/6410/8310/8410</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
	310/6410/8310/8410 strial, Extended)	<b>Standa</b> Operatii				s otherwise stated ≤ +85°C for indust				
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) <sup>(2,3)</sup>						$\checkmark$			
	PIC18LFX310/X410	3.3	6.5	μA	-40°C	~	$\sim$			
		3.1	6.2	μΑ	+25°C	VDD = 2.0V				
		3.0	5.9	μΑ	+85°C	$\land \land$				
	PIC18LFX310/X410	5.0	10.1	μA	-40°C		Fosc = 31 kHz			
		4.8	9.6	μΑ	+25°C	VQD=3.0V	( <b>RC_IDLE</b> mode,			
		4.6	9.1	μΑ	+85°C	$\bigcirc \searrow $	Internal oscillator source)			
	All devices	10.3	15.8	μΑ	-40°C 🤇					
		9.8	15.0	μA	+25°C	VDD = 5.0V				
		9.3	14.3	μA	+85°C	$\wedge$				
	PIC18LFX310/X410	183	368	μA	_40\C	V				
		175	350	μA		VDD = 2.0V				
		166	333	μA	+€5°C					
	PIC18LFX310/X410	280	473	JA	-40°C	-	Fosc = 1 MHz			
		267	450	7 AU	¥25°C	VDD = 3.0V	(RC_IDLE mode,			
		253	428	μA	→ +85°C		Internal oscillator source)			
	All devices	546	<u>⁄</u> 893	μÀ	-40°C	-				
		520	850	μA	+25°C	VDD = 5.0V				
		494	<u>`808/</u>	μΑ	+85°C					
	PIC18LFX310/X410	362	525	μΑ	-40°C	-				
		(344)	) 500	μΑ	+25°C	VDD = 2.0V				
		327	475	μΑ	+85°C					
	PIC18LFX310/X410	572	840	μΑ	-40°C		Fosc = 4 MHz			
		544	800	μΑ	+25°C	VDD = 3.0V	( <b>RC_IDLE</b> mode,			
		517	760	μΑ	+85°C		Internal oscillator source)			
	All devices	1.2	1.6	mA	-40°C					
		1.1	1.5	mA	+25°C	VDD = 5.0V				
	$\square \searrow \square$	1.0	1.4	mA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

1: The bower-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta carrent disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

Note

PIC18LF (Indu	<b>6310/6410/8310/8410</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	<b>310/6410/8310/8410</b> strial, Extended)		<b>rd Oper</b> ng temp			s otherwise stated) ≤ +85°C for industr					
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) <sup>(2,3)</sup>										
	PIC18LFX310/X410	271	420	μΑ	-40°C						
		258	400	μA	+25°C	VDD = 2.0V	$\checkmark$				
		245	380	μA	+85°C		$\overline{\gamma}$				
	PIC18LFX310/X410	502	735	μΑ	-40°C		Fosc = 1 MHz				
		478	700	μΑ	+25°C	V00=3.01	(PRI_RUN,				
		454	665	μΑ	+85°C		EC oscillator)				
	All devices	1.1	2.6	mA	-40°C	$\bigcirc$					
		1.1	2.5	mA	+25°C	VDD = 5.0V					
		1.0	2.4	mA	+85%	$\searrow$					
	PIC18LFX310/X410		1.6	mA	_4d°&	)					
		0.74	1.5	mA	/ 425°C	VDD = 2.0V					
		0.70	1.4	mA	< <u> </u>						
	PIC18LFX310/X410		2.6	mA∖∖	40°C		Fosc = 4 MHz				
		1.3	2.5	_ mA	<u>+</u> 25℃	VDD = 3.0V	( <b>PRI_RUN</b> , EC oscillator)				
		1.2	2.4 <	mA	+85°C		EC Oscillator)				
	All devices	2.8	5.3	mA	~ -40°C						
		2.6	5.0	mA`	+25°C	VDD = 5.0V					
		2.5	4.8	> mA	+85°C						
	All devices		26:3	mA	-40°C						
		(15.7	25.0	mA	+25°C	VDD = 4.2V	Fosc = 40 MHz				
		14.9	/ 23.8	mA	+85°C		(PRI_RUN,				
	All devices	21.7	31.5	mA	-40°C		EC oscillator)				
		20.6	30.0	mA	+25°C	VDD = 5.0V					
		19.6	28.5	mA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

So For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in  $k\Omega$ .

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF (Indus	<b>6310/6410/8310/8410</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	310/6410/8310/8410 strial, Extended)		<b>rd Oper</b> ng temp			s otherwise stated ≤ +85°C for indust					
Param No.	Device	Тур	Max	Units		Conditions					
	Supply Current (IDD) <sup>(2,3)</sup>										
	PIC18LFX310/X410	68.2	126	μΑ	-40°C		$\langle \rangle \rangle$				
		65.0	120	μΑ	+25°C	VDD = 2.0V	$\checkmark$				
		61.7	114	μA	+85°C		$\overline{\langle}$				
	PIC18LFX310/X410	123	263	μΑ	-40°C		Fosc = 1 MHz				
		117	250	μA	+25°C	VDD=3.0V	(PRI_IDLE mode,				
		111	238	μΑ	+85°C		EC oscillator)				
	All devices	241	473	μA	-40°C	$\bigcirc \searrow$					
		230	450	μA	+25°C	XDD=5.0V					
		218	428	μΑ	+85%	$\searrow$					
	PIC18LFX310/X410	268	473	μΑ	-40°¢	)					
		255	450	μA	/ 425°C	VDD = 2.0V					
		242	428	μΑ	< <u> </u>						
	PIC18LFX310/X410	448	1000	μΑ	40°C		Fosc = 4 MHz				
		426	952	(IA)	+25°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode, EC oscillator)				
		405	904 <	, MA	+85°C		EC OScillator)				
	All devices	0.93	1.5	mA	~ -40°C						
		0.88	1.4	mA`	+25°C	VDD = 5.0V					
	All 2	0.84	1.3	> mA	+85°C						
	All devices	6.3	9.5	mA	-40°C						
		(6.0	) 9.Ŏ	mA	+25°C	VDD = 4.2 V	Fosc = 40 MHz				
		5.7	/ 8.6	mA	+85°C		(PRI_IDLE mode,				
	All devices	9.5 9.1	12.6 12.0	mA mA	-40°C +25°C		EC oscillator)				
	$ \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad$	~9.1	12.0	mA mA	+25°C +85°C	VDD = 5.0V					
		0.0	11.4	ША	T00 C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
  - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
    - MCLR = VDD; WDT enabled/disabled as specified.
- **3**: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF (Indu:	<b>6310/6410/8310/8410</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
	<b>310/6410/8310/8410</b> strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) <sup>(2,3)</sup>									
	PIC18LFX310/X410	15.8	31.5	μΑ	-10°C		$\land$			
		15.0	30.0	μA	+25°C	VDD = 2.0V	$\sim$			
		14.3	28.5	μA	+70°C	7				
	PIC18LFX310/X410	33.4	73.5	μA	-10°C	$ \land \land$	Fosc = 32 kHz <sup>(4)</sup>			
		31.8	70.0	μΑ	+25°C	VDD = 3.0V	(SEC_RUN mode,			
		30.2	66.5	μA	+70°C		Timer1 as clock)			
	All devices	83.2	126	μΑ	-10°C	$\bigcirc \searrow $				
		79.2	120	μA	+25°C					
		75.2	114	μA	+70°C	$\searrow$				
	PIC18LFX310/X410	3.9	9.5	μA	-10°¢	$\rangle$ $\sim$				
		3.7	9.0	μΑ	+25°C	/ VDD = 2.0V				
		3.5	8.6	μA	+70°℃</td <td></td> <td></td>					
	PIC18LFX310/X410	5.4	10.5	μA	-10°C		Fosc = 32 kHz <sup>(4)</sup>			
		5.1	10.0	JA_	+25°C	VDD = 3.0V	(SEC_IDLE mode,			
		4.8	9.5	/ páy	470°C		Timer1 as clock)			
	All devices	9.4	16.8	μA )	→ -10°C					
		9.0	/16.0	μÀ	+25°C	VDD = 5.0V				
		8.5	15.2	μA	+70°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, escillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\sqrt{OSCT} \neq cexternal square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;$ 

 $\sqrt{MOLR} = VDD$ ; WDT enabled/disabled as specified.

3: For R6 oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .

Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF (Indus	6 <b>310/6410/8310/8410</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
	310/6410/8310/8410 strial, Extended)		<b>rd Oper</b> ng temp			s otherwise stated ≤ +85°C for indust				
Param No.	Device	Тур	Max	Max Units Conditions						
	Module Differential Currential	nts (Alw	<b>от,</b> ∆ <b>Іво</b>	r, $\Delta$ Ilvd	, $\Delta$ IOSCB, $\Delta$ IAD)					
D022	Watchdog Timer	1.3	3.8	μΑ	-40°C		$\langle \langle \rangle$			
(∆IWDT)		1.4	4.0	μΑ	+25°C	VDD = 2.0V	$\sim$			
		1.4	4.2	μΑ	+85°C	7	Š			
		1.9	4.8	μΑ	-40°C	$ \land \land$	$\vee/\sim$			
		2.0	5.0	μΑ	+25°C	VDD = 3.04	$\searrow$			
		2.1	5.3	μΑ	+85°C					
		5.2	9.5	μΑ	-40°C	$\bigcirc \searrow $				
		5.5	10.0	μΑ	+25°C <					
		5.7	10.5	μΑ	+85°C	$\searrow$				
D022A	Brown-out Reset	32.2	52.3	μΑ	-40°C to +85°C	VDD = 3.0V				
$(\Delta IBOR)$		35.6	63.0	μΑ	-40°C to +85°C	/ VDD = 5.0V				
D022B	Low-Voltage Detect	19	31.5	μΑ	40°C/to+85°C	VDD = 2.0V				
(∆ILVD)		21.7	31.5	μΑ 🤇	-40°C to +85°C	VDD = 3.0V				
		24.3	36.8	ptA-	40°C to +85°C	VDD = 5.0V				
D025	Timer1 Oscillator	1.2	5.7 <	μA	-10°C					
$(\Delta IOSCB)$		1.3	6.0	μA	✓ +25°C	VDD = 2.0V	32 kHz on Timer1 <sup>(4)</sup>			
		1.3	6.3	μÂ√	+70°C					
		1.6	7.6	<u></u> μΑ	-10°C					
		1.7	8.0	μA	+25°C	VDD = 3.0V	32 kHz on Timer1 <sup>(4)</sup>			
		(1.8	7 8.4	μΑ	+70°C					
	$\land$	2.6	9.5 /	μΑ	-10°C					
		2.8	10.0	μΑ	+25°C	VDD = 5.0V	32 kHz on Timer1 <sup>(4)</sup>			
		~2.9	10.5	μΑ	+70°C					
D026	A/D Converter	1.0	3.0	μΑ		VDD = 2.0V				
(ΔIAD) 1.0		1.0	4.0	μΑ		VDD = 3.0V	A/D on, not converting, 1.6 $\mu$ s $\leq$ TAD $\leq$ 6.4 $\mu$ s			
	$ \land \land \land \land \land \land \land \land \land \land \land \land \land \land \land \land \land \land \land$	1.0	10.0	μΑ		VDD = 5.0V				

Legend: Shading of rows is to assist in readability of the table.

1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{\text{MCLR}}$  = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

Note

#### 26.3 DC Characteristics: PIC18F6310/6410/8310/8410 (Industrial) PIC18LF6310/6410/8310/8410 (Industrial)

DC CHA	ARACTE	RISTICS				Inless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	VIL	Input Low Voltage				$\langle \rangle$
		I/O ports:				
D030		with TTL buffer	Vss	0.15 Vdd	V	VDD < 4.5V
D030A			—	0.8	V	4.5V ≤ VDD ≤ 5.5V
D031		with Schmitt Trigger buffer	Vss	0.2 Vdd	V	$\langle \langle \rangle \rangle$
		RC3 and RC4	Vss	0.3 Vdd	v<⁄	$\frown$
D032		MCLR	Vss	0.2 Vdd	X	$\searrow$
D032A		OSC1 and T1OSI	Vss	0.3 VDD		/≿R,∕XT, HS, HSPLL modes <sup>(1)</sup>
D033		OSC1	Vss	0.2 VDD	XV	EC mode <sup>(1)</sup>
	Viн	Input High Voltage			$\mathcal{Y}$	
		I/O ports:		$\bigcirc \searrow$		
D040		with TTL buffer	0.25 VDD + 0.8V	VDD	V	Vdd < 4.5V
D040A			2.0	VDD	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer	9.8 Vod	) Vdd	V	
		RC3 and RC4	0.7 XDD	Vdd	V	
D042		MCLR	Q.8 VDD	Vdd	V	
D042A		OSC1 and T1OSI	0.7 VDD	Vdd	V	LP, XT, HS, HSPLL modes <sup>(1)</sup>
D043		OSC1	0.8 Vdd	Vdd	V	EC mode <sup>(1)</sup>
	lı∟	Input Leakage Current <sup>(2,3)</sup>	$\geq$			
D060		I/O ports	—	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR	_	±5	μA	$VSS \le VPIN \le VDD$
D063			—	±5	μΑ	$VSS \leq VPIN \leq VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro® device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

#### 26.3 DC Characteristics: PIC18F6310/6410/8310/8410 (Industrial) PIC18LF6310/6410/8310/8410 (Industrial) (Continued)

DC CHA	RACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions		
	Vol	Output Low Voltage						
D080		I/O ports	_	0.6	V	$IOL = 8.5 \text{ mA}, VOD = 4.5V, -40^{\circ}C \text{ to } +85^{\circ}C$		
D083		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	-	0.6	V	lot = 1.6 mA, √DD = 4.5V, -40°C to +85°C		
	Vон	Output High Voltage <sup>(3)</sup>			$\langle \rangle$			
D090		I/O ports	Vdd - 0.7	-	$\langle \mathbf{k} \rangle$	₩ = -3.0 mA, VDD = 4.5V, 49 <sup>6</sup> C to +85°C		
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	Vdd - 0.7		SN/	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С		
D150	Vod	Open-Drain High Voltage	—	8.5	$\sim$ v	RA4 pin		
		Capacitive Loading Specs on Output Pins						
D100 <sup>(4)</sup>	Cosc2	OSC2 pin		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins and OSC2 (in RC mode)		50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA		400	pF	I <sup>2</sup> C Specification		

**Note 1:** In RC oscillator configuration, the OSC1/CLCL pin is a Schmitt Trigger input. It is not recommended that the PICmicro<sup>®</sup> device be driven with an external clock while in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: Parameter is characterized but not tested.

			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Program Flash Memory							
D110	Vpp	Voltage on MCLR/VPP pin	10.0	—	12.0	V			
D113	IDDP	Supply Current during Programming	—	—	1	mA			
D130	Eр	Cell Endurance	_	1K	—	E/W	-40°C to +85°C )		
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage		
D132	VIE	VDD for Block Erase	4.5	_	5.5	V	Using ICSP port		
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5		Using ICSP port		
D132B	Vpew	VDD for Self-timed Write	VMIN	—	5.5 <		WMIN = Minimum operating Voltage		
D133	TIE	ICSP™ Block Erase Cycle Time	_	4		ms	VDD > 4.5V		
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	2	-<		ms	VDD > 4.5V		
D133A	Tiw	Self-timed Write Cycle Time	_	2	$\langle \rangle \rangle$	ms			
D134	TRETD	Characteristic Retention	40	(100)	) —	Year	Provided no other specifications are violated		

#### TABLE 26-1: MEMORY PROGRAMMING REQUIREMENTS

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 26-2: COMPARATOR SPECIFICATIONS

Operating	<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C, unless otherwise stated.										
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments				
D300	VIOFF	Input Offset Voltage	_	± 5.0	± 10	mV					
D301	VICM	Input Common Mode Voltage*	0	—	Vdd - 1.5	V	$\langle \frown \rangle$				
D302	CMRR	Common Mode Rejection Ratio*	55	—	—	dB	$\bigcirc$				
300	TRESP	Response Time <sup>(1)*</sup>		150	400	ns	RIC18FXXXX				
300A			_	150	600	PIS	RIC <del>18L</del> FXXXX, VDD = 2.0V				
301	Тмс2о∨	Comparator Mode Change to Output Valid*	_			μs	>				

\* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.


### TABLE 26-3: VOLTAGE REFERENCE SPECIFICATIONS

<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C, unless otherwise stated.										
Sym	Characteristics	Min	Тур	Max	Units	Comments				
VRES	Resolution	VDR/24	> -	Vdd/32	LSb					
VRAA	Absolute Accuracy	$\left  \right\rangle$	` —	1/4	LSb	Low Range (CVRR = 1)				
	$\langle \rangle$		_	1/2	LSb	High Range (CVRR = 0)				
VRur	Unit Resistor Value (R)*	$\searrow$	2k	-	Ω					
TSET	Settling Time <sup>(1)*</sup>	× —	_	10	μs					
	Sym Vres VRAA VRUR	SymCharacteristicsVRESResolutionVRAAAbsolute AccuracyVRURUnit Resistor Value (R)*	SymCharacteristicsMinVRESResolutionVDp/24VRAAAbsolute AccuracyImage: Comparison of the second secon	SymCharacteristicsMinTypVRESResolutionVDs/24—VRAAAbsolute Accuracy——VRURUnit Resistor Value (R)*—2k	SymCharacteristicsMinTypMaxVRESResolutionVDD/24—VDD/32VRAAAbsolute Accuracy—1/4VRURUnit Resistor Value (R)*—2k	SymCharacteristicsMinTypMaxUnitsVRESResolutionVDs/24—VDJ/32LSbVRAAAbsolute Accuracy—1/4LSbVRURUnit Resistor Value (R)*—2k—Ω				

\* These parameters are characterized but not tested.

Note 1: Settling time measured while CVRP = 1 and CVR3:CVR0 transitions from '0000' to '1111'.





#### TABLE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteris	stic	Min	Typt	Max	Units	Conditions	
D420		HLVD Voltage on VDD	LVV = 0000	1.80	>1.86	1.91	V		
		Transition	LVV = 0001	196	2.06	2.06	V		
			LVV = 0010	2,16	2.27	2.38	V		
			$L_{XV} = 001$ h	2.35	2.47	2.59	V		
			<b>L</b> VX → 0100	2.43	2.56	2.69	V		
			<b>L</b> VV ≠ Ø101	2.64	2.78	2.92	V		
			LVV = 0110	2.75	2.89	3.03	V		
		$ \land \bigcirc $	LVV = 0111	2.95	3.10	3.26	V		
			LVV = 1000	3.24	3.41	3.58	V		
			LVV = 1001	3.43	3.61	3.79	V		
		$\langle \rangle$	LVV = 1010	3.53	3.72	3.91	V		
	<	$\wedge \setminus \vee \nearrow \land$	LVV = 1011	3.72	3.92	4.12	V		
	$\sim$	$( \ ) \ )$	LVV = 1100	3.92	4.13	4.34	V		
		$\langle \rangle$	LVV = 1101	4.11	4.33	4.55	V		
	$\langle \rangle$		LVV = 1110	4.41	4.64	4.87	V		

Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

#### 26.4 AC (Timing) Characteristics

#### 26.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase letters (pp) and their meanings:			
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T13CKI
mc	MCLR	wr	WR
Uppercase letters and their meanings:			
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (I <sup>2</sup> C specifications only)			
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

### 26.4.2 TIMING CONDITIONS


The temperature and voltages specified in Table 26-5 apply to all timing specifications unless otherwise noted. Figure 26-4 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F6310/6410/8310/8410 and PIC18LF6310/6410/8310/8410 families of devices specifically and only those devices.


#### TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 26.1 and
	Section 26.3.
	LF parts operate for industrial temperatures only.

#### FIGURE 26-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### 26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS



### TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency <sup>(1)</sup>	DC 🔿	(40)	MHz	EC, ECIO
		Oscillator Frequency <sup>(1)</sup>		2 4	MHz	RC oscillator
			Q.Y	4	MHz	XT oscillator
			4	✓ <u>2</u> 5	MHz	HS oscillator
			A	10	MHz	HS + PLL oscillator
			5	200	kHz	LP Oscillator mode
1	Tosc	External CLKI Period	25	—	ns	EC, ECIO
		Oscillator Period <sup>(1)</sup>	250	_	ns	RC oscillator
		$\bigcirc$	250	10,000	ns	XT oscillator
			25	250	ns	HS oscillator
			100	250	ns	HS + PLL oscillator
		$\langle \rangle$	25	_	μs	LP oscillator
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	100		ns	Tcy = 4/Fosc
3	TosL, 🔨	External Clock in (OSC1)	30		ns	XT oscillator
	TosH	High or Low Time	2.5	—	μs	LP oscillator
		↓ \	10	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1)		20	ns	XT oscillator
	TosF	Rise or Fall Time	—	50	ns	LP oscillator
			—	7.5	ns	HS oscillator

Note Textuction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

				^			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz/	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	—	40	MHz	HS mode only
F12	t <sub>rc</sub>	PLL Start-up Time (Lock Time)	_	—	2	ms	$\bigcirc$
F13	$\Delta CLK$	CLKO Stability (Jitter)	-2	—	+2	%	>

### TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

+ Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

### TABLE 26-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F6310/6410/8310/8410 (INDUSTRIAL) PIC18LF6310/6410/8310/8410 (INDUSTRIAL)


	<b>F6310/6410/8310/8410</b> ustrial)	Standard Operating Conditions (unless otherwise stated)         Operating temperature       -40°C ≤ TA ≤ +85°C for industrial									
	6 <b>310/6410/8310/8410</b> ustrial)			Dperating Conditions (unless otherwise stated) temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Min	Тур	Max	Units	Conditions					
	INTOSC Accuracy @ Freq = 8	MHz, 4 MH	Iz, 2 MHz	, T MHz,	500 kHz	, 250 kHz, 125 kHz	.(1)				
	PIC18LF6310/6410/8310/8410	-2	+/-1	X	%	+25°C	VDD = 2.7-3.3 V				
		-5 🔿		> 5	%	-10°C to +85°C	VDD = 2.7-3.3 V				
		-10/	∕>+/-1	10	%	-40°C to +85°C	VDD = 2.7-3.3 V				
	PIC18F6310/6410/8310/8410	2	<i>A 2</i> 1	2	%	+25°C	VDD = 4.5-5.5 V				
		-5	<i>V</i> -	5	%	-10°C to +85°C	VDD = 4.5-5.5 V				
		-10)	+/-1	10	%	-40°C to +85°C	VDD = 4.5-5.5 V				
	INTRC Accuracy @ Freq = 31	(Hz <sup>(2)</sup>									
	PIC18LF6310/6410/8310/8410	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3 V				
	PIC18F6310/6410/8310/8410	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5 V				
	INTRC Stability <sup>(3)</sup>										
F7	PIC18LF6310x6410/8310/8410	TBD	1	TBD	%	+25°C	VDD = 2.0V				
F8	$\langle \rangle \rangle$	TBD	1	TBD	%	+25°C	VDD = 3.0V				
F9	All devices	TBD	1	TBD	%	+25°C	VDD = 5.0V				

**Legend:**  $\langle \langle BD = \rangle T \rangle$  Be Determined. Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

Change of INTRC frequency as VDD changes.




## $\langle \rangle \rangle$

TABLE	26-9: C	LKO AND I/O TIMING	REQUIREMEN	rs				
Param No.	Symbol	Characteris	stic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO	>	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑	$\land$	—	75	200	ns	(Note 1)
12	TCKR	CLKO Rise Time	/	—	35	100	ns	(Note 1)
13	ТскF	CLKO Fall Time		—	35	100	ns	(Note 1)
14	TckL2I0V	CLKO ↓ to Port Out Valid		—	_	0.5 Tcy + 20	ns	(Note 1)
15	ТюV2скН	Port In Valid before CLKC	)↑	0.25 TCY + 25	_	—	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKO	x	0	_	—	ns	(Note 1)
17	TosH2IQX	OSC17 (Q1 cycle) to Port	t Out Valid	—	50	150	ns	
18	TosH2101		PIC18 <b>F</b> XXXX	100	_	—	ns	
18A		Port Input Invalid (#O in hold time)	PIC18 <b>LF</b> XXXX	200	—	—	ns	VDD = 2.0V
19 <	ποv2φ\$Η	Port Input Valid to OSC1↑	(I/O in setup time)	0	_	—	ns	
20	TIOR	Port Output Rise Time	PIC18 <b>F</b> XXXX	—	10	25	ns	
20A	$\supset$		PIC18 <b>LF</b> XXXX	—	_	60	ns	VDD = 2.0V
21 \	TIOF	Port Output Fall Time	PIC18 <b>F</b> XXXX	—	10	25	ns	
21A 🗸			PIC18 <b>LF</b> XXXX	—	_	60	ns	VDD = 2.0V
22†	TINP	INT pin High or Low Time		Тсү	_	—	ns	
23†	Trbp	RB7:RB4 Change INT Hig	gh or Low Time	Тсү		—	ns	
24†	TRCP	RC7:RC4 Change INT Hi	gh or Low Time	20			ns	

† These parameters are asynchronous events not related to any internal clock edges.


**Note 1:** Measurements are taken in RC mode, where CLKO output is 4 x Tosc.



# TABLE 26-10: CLKO AND I/O TIMNNG REQUIREMENTS

Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address Out Valid to ALE ↓ (address setup time)	0.25 Tcy - 10	_	—	ns
151	TalL2adl	ALE to Address Out Invalid (address hold	5		—	ns
155	TalL2oeL	$A E \downarrow to \overline{OE} \downarrow$	10	0.125 Tcy	_	ns
160	TadZ20eL	$\overrightarrow{AD}$ high-Z to $\overrightarrow{OE} \downarrow$ (bus release to $\overrightarrow{OE}$ )	0		—	ns
161	ToeH2adD	OE ↑ to AD Driven	0.125 Tcy – 5	_	—	ns
162	TadV20eH	LS Data Valid before $\overline{OE} \uparrow$ (data setup time)	20	_	—	ns
163	ToeH2adl	OE ↑ to Data In Invalid (data hold time)	0	_	—	ns
164	TalH2alL	ALE Pulse Width	—	Тсү	—	ns
165 🗸	ToeL2oeH	OE Pulse Width	0.5 Tcy – 5	0.5 TCY	—	ns
166	TalH2alH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)	—	0.25 TCY	—	ns
167	Tacc	Address Valid to Data Valid	0.75 Tcy – 25		—	ns
168	Тое	$\overline{OE}\downarrow$ to Data Valid			0.5 Tcy – 25	ns
169	TalL2oeH	ALE $\downarrow$ to $\overline{OE}$ $\uparrow$	0.625 Tcy – 10	_	0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable Active to ALE $\downarrow$	0.25 Tcy – 20	_	<u> </u>	ns
171A	TubL2oeH	AD Valid to Chip Enable Active	—		10	ns


© 2004 Microchip Technology Inc.



•	TABLE	26-11:	PF	ROGRAM	MEM	91	ŖŶ	X		IENTS
					<	्र		7	$\wedge$	


Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address Out valid to ALE ↓ (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE $\downarrow$ to Address Out Invalid (address hold time)	5	—		ns
153	TwrH2adl	WRn Ato Data Out Invalid (data hold time)	5	—	_	ns
154	TwrL 🧹	WRn Polse Width	0.5 TCY – 5	0.5 TCY	_	ns
156	TadV2wn(H	Data Valid before WRn ↑ (data setup time)	0.5 Tcy – 10	—	_	ns
157		Byte Select Valid before WRn $\downarrow$ (byte select setup time)	0.25 TCY	—	_	ns
157A /	TwrH2bsl	WRn ↑ to Byte Select Invalid (byte select hold time)	0.125 Tcy – 5	—	_	ns
166 🤇	TalH2alH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)		0.25 TCY	_	ns
171	TalH2csL	Chip Enable Active to ALE $\downarrow$	0.25 Tcy – 20	—	_	ns
1718	TubL2oeH	AD Valid to Chip Enable Active	—	—	10	ns
$\mathbf{V}$						

### FIGURE 26-8: PROGRAM MEMORY WRITE TIMING DIAGRAM



# FIGURE 26-9: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

# FIGURE 26-10: BROWN-OUT RESET TIMING



## TABLE 26-12: RESET, WATCHOOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TMCL	MCLR Putse Width (low)	2	_	_	μs	
31	TWDT	Watchdog Timer Time-out Period (no postscaler)	—	4.00	TBD	ms	
32	TØST	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	(TPWRT)	Power-up Timer Period	—	65.5	TBD	ms	
34	TIOZ	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μs	
35 \ \	TBOR	Brown-out Reset Pulse Width	200	_	_	μs	$VDD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become stable	—	20	50	μs	
37	Tlvd	Low-Voltage Detect Pulse Width	200	_	_	μs	Vdd ≤ Vlvd
38	TCSD	CPU Start-up Time	5	—	10	μs	
39	TIOBST	Time for INTRC Block to stabilize	—	1	—	ms	
Legend		To Be Determined	•		•		•

**Legend:** TBD = To Be Determined

© 2004 Microchip Technology Inc.

### FIGURE 26-11: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS





TABLE 26-13:	TIMER0 AND TIMER1 EXTE	RNAL CLO	X	ЖŔ	E	QUIREMEN	ITS


Param No.	Symbol		Characteristi	c	Min	Max	Units	Conditions
40	T⊤0H	T0CKI High	Pulse Width	Noprescaler	0.5 Tcy + 20	—	ns	
			4	With prescaler	10	—	ns	
41	T⊤0L	T0CKI Low	Pulse Width 🔨	No prescaler	0.5 Tcy + 20	—	ns	
			$\sim$	With prescaler	10	—	ns	
42	T⊤0P	T0CKI Perio	od /	No prescaler	Tcy + 10	—	ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T13CKI	Synchronous, no	prescaler	0.5 Tcy + 20	—	ns	
		High Time	Synchronous,	PIC18FXXXX	10	—	ns	
		1	with prescaler	PIC18LFXXXX	25	_	ns	VDD = 2.0V
		$\langle \rangle$	Asynchronous	PIC18FXXXX	30	_	ns	
	$\land$			PIC18LFXXXX	50	_	ns	VDD = 2.0V
46	TT1L	тізскі	Synchronous, no	prescaler	0.5 TCY + 5	_	ns	
		Low Time	Synchronous,	PIC18FXXXX	10	_	ns	
	()	-	with prescaler	PIC18LFXXXX	25	_	ns	VDD = 2.0V
~	$\sim$		Asynchronous	PIC18FXXXX	30	_	ns	
$\langle \nabla \rangle$	$\sim$			PIC18LFXXXX	50	—	ns	VDD = 2.0V
47	Ττ1Ρ	T13CKI Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	F⊤1	T13CKI Os	cillator Input Frequency Range		DC	50	kHz	
48	TCKE2TMRI	Delay from Timer Incre	External T13CKI ment	Clock Edge to	2 Tosc	7 Tosc	—	





# TABLE 26-14: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	С	haracterist		Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescal	er	0.5 TCY + 20	_	ns	
		Time	With	PICIEFXXXX	10	_	ns	
			prescaler	PIC18LFXXXX	20	_	ns	VDD = 2.0V
51	TCCH	CCPx Input	No prescal	er	0.5 TCY + 20	_	ns	
		High Time	With	PIC18FXXXX	10	_	ns	
		(	prescaler	PIC18LFXXXX	20	_	ns	VDD = 2.0V
52	TCCP	CCPx Input Perio	ed (		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Qutput Fa	K,Time	PIC18FXXXX	_	25	ns	
		$\sim$		PIC18LFXXXX	—	45	ns	VDD = 2.0V
54	TCCF	CCPx Output Fa	ll Time	PIC18FXXXX		25	ns	
	<			PIC18LFXXXX		45	ns	VDD = 2.0V




#### FIGURE 26-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 26-15:	EXAMPLE SPI MODE REQI	JIREMENTS	(MASTER MODE, CKE = 0)
--------------	-----------------------	-----------	------------------------

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK 1 Input		Тсү	—	ns	
71	TscH	SCK Input (High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	-	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to th of Byte 2	e 1st Clock Edge	1.5 TCY + 40		ns	(Note 2)
74 <	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to	SCK Edge	100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
$  \setminus \rangle$	$\sim$		PIC18LFXXXX	—	45	ns	VDD = 2.0V
76 📏	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
		(Master mode)	PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX	—	100	ns	VDD = 2.0V

**Note 1:** Requires the use of Parameter #73A.




#### FIGURE 26-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

# TABLE 26-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	Characteristic		Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input	to SCK Edge	100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge		1.5 Tcy + 40	—	ns	(Note 2)
74	TSCH2DIA, TSCK2DH	Notd Time of SDI Data Input to	o SCK Edge	100	—	ns	
75	TOOR	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
<	$\langle \rangle$		PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TBOF	SDO Data Output Fall Time		—	25	ns	
78\	<u>T</u> SOR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
$  \rangle \langle \langle \rangle \langle \rangle \rangle$		(Master mode)	PIC18LFXXXX	—	45	ns	VDD = 2.0V
79 🗸	TscF	SCK Output Fall Time (Master	r mode)	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX		50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX	_	100	ns	VDD = 2.0V
81	TDOV2scH, TDOV2scL	SDO Data Output Setup to SC	CK Edge	Тсү	—	ns	

**Note 1:** Requires the use of Parameter #73A.




#### FIGURE 26-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

# TABLE 26-17: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		Тсү		ns	
71	TscH	SCK Input High Time	Continuous	1.25 TCY + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK E	dge	100	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ck Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TSCH2DIK, TSCL2DIL	Hold Time of SDI Data Input to SCK Ed	ge	100	_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
	$\langle \rangle$		PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TQOE	SDO Data Output Fall Time		—	25	ns	
77	TSSH2DOZ	$\overline{SS}$ $\uparrow$ to SDO Output High-impedance		10	50	ns	
78	TSCR	SCK Output Rise Time (Master mode)	PIC18FXXXX	—	25	ns	
$\sim$			PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)	SCK Output Fall Time (Master mode)		25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge	SDO Data Output Valid after SCK Edge PIC18FXXXX		50	ns	
	TSCL2DOV		PIC18LFXXXX	—	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40		ns	

**Note 1:** Requires the use of Parameter #73A.




#### FIGURE 26-16: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

# TABLE 26-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$	Тсү		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK	Edge	100	_	ns	
75		SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
		$\land \land \land \land$	PIC18LFXXXX		45	ns	VDD = 2.0V
76	TDOF	SDO Data Output Fall Time		—	25	ns	
77	TS8H2DQZ	SS1 to SDO Output High-Impedanc	e	10	50	ns	
78	TSOR )	SCK Output Rise Time	PIC18FXXXX		25	ns	
$\langle $	$\sim$	(Master mode)	PIC18LFXXXX		45	ns	VDD = 2.0V
79	∕TscF	SCK Output Fall Time (Master mode	e)		25	ns	
80 \	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXXXX		50	ns	
	TscL2doV	Edge	PIC18LFXXXX	_	100	ns	VDD = 2.0V
82	TssL2doV	SDO Data Output Valid after $\overline{ extsf{SS}}\downarrow$	PIC18FXXXX	—	50	ns	
		Edge	PIC18LFXXXX	—	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

**Note 1:** Requires the use of Parameter #73A.


### FIGURE 26-17: I<sup>2</sup>C BUS START/STOP BITS TIMING



# TABLE 26-19: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS (\$) AVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	4700	)	ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	<u>∧ 600</u>			Start condition	
91	THD:STA	Start Condition	100 kHz mode	< 4000		ns	After this period, the first	
		Hold Time	400 kHz mode	>600	-		clock pulse is generated	
92	TSU:STO	Stop Condition	100 kHz mode	4700		ns		
		Setup Time	400 kHz mode	600				
93	THD:STO	Stop Condition	100 kHz mode	4000	—	ns		
		Hold Time	400 kHz mode	600	_			

# FIGURE 26-18: I<sup>2</sup>C BUS DATA TIMING




Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0		μs	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	PIC18FXXXX must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	—		
101	TLOW	Clock Low Time	100 kHz mode	4.7		μs	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μs	PIO18FXXXX must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	—	$\sim$	
102	TR	SDA and SCL Rise Time	100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall Time	100 kHz mode	_	300	RS	
			400 kHz mode	20 + 0.1 CB	300	∕∕ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7		μs	Only relevant for Repeated
			400 kHz mode	0.6	> -	μs	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	( ( 4.0 ) )	_	μs	After this period, the first clock
			400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	> 0	0.9	μs	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	TSU:STO	Stop Condition Setup Time	100 kHz mode	4.7	—	μs	
			400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
D102	Св	Bus Capacitive Loading		—	400	pF	

## TABLE 26-20: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge et SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. LTSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.



//


## FIGURE 26-19: MASTER SSP I<sup>2</sup>C BUS START/STOP BITS TIMING WAVEFORMS

TABLE 26-21: MA	ASTER SSP I <sup>2</sup> C BUS START/ST	OP BITS REQUIREMENTS
-----------------	---	----------------------

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	Only relevant for
		Setup Time	400 kHz mode	2(Tøsc)(BRG + 1)	—		Repeated Start
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—		condition
91	THD:STA	Start Condition	100 kHz mode	2(7osc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1-MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		

Note 1: Maximum pin capacitance = 10 pF for all I<sup>2</sup>C pins.

# FIGURE 26-20: MASTER SSP I<sup>2</sup>C BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	$\langle 2 \rangle$
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	300	ns	$\overline{\mathbf{A}}$
103	TF	SDA and SCL	100 kHz mode	—	300	hs	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300 \	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	—	(100)	A NS	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	$\mathcal{I}$	ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		ms	Repeated Start condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	$\geq -$	ms	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	×	ms	After this period, the first
		Hold Time	400 kHz mode	2(Tø\$C)(BRG+1)	-	ms	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	Data Input	100 kHz mode <sup>〈</sup>	<u>\</u>	_	ns	
		Hold Time	400 kHz mode	D O	0.9	ms	
			1 MHz mode <sup>(1)</sup>	TBD	_	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	-	ns	(Note 2)
		Setup Time	400 kHz mode	100	-	ns	
			1 MHz mode <sup>(1)</sup>	TBD	_	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	-	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
109	ΤΑΑ	Output Vatid	100 kHz mode		3500	ns	
		from Clock	400 kHz mode	_	1000	ns	
			1 MHz mode <sup>(1)</sup>	—	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be free before a new transmission
		$\left( 2\right) \right)$	400 kHz mode	1.3	_	ms	
/	$\langle \rangle$		1 MHz mode <sup>(1)</sup>	TBD	—	ms	can start
D102	QB //	Bus Capacitive Lo	pading	_	400	pF	


TABLE 26-22:	MASTER SSP I <sup>2</sup> C BUS DATA REQUIREMEN	<b>NTS</b>
--------------	---	------------

Legend: TBD = To Be Determined

**Note** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode,) before the SCL line is released.


### FIGURE 26-21: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



### TABLE 26-23: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	ТскH2dtV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	PIC18FXXXX	A	40	ns	
			PIC18LFXXX	$) \rightarrow >$	100	ns	VDD = 2.0V
121	TCKRF	Clock Out Rise Time and Fall Time	PIC18FXXXX	$\sim$	20	ns	
		(Master mode)	PIC18LFXXXX	> -	50	ns	VDD = 2.0V
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18FXXXX)	—	20	ns	
			PIC18LFXXXX	—	50	ns	VDD = 2.0V

## FIGURE 26-22: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



# TABLE 26-24: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No. Symbol	Characteristic	Min	Max	Units	Conditions
125 TDTV2ck	$\frac{\text{SYNC RCV (MASTER and SLAVE)}}{\text{Data Hold before CK } (\text{DT hold time})}$	10	_	ns	
126 7тскL2рті	Data Hold after CK $\downarrow$ (DT hold time)	15	—	ns	

# TABLE 26-25:A/D CONVERTER CHARACTERISTICS:PIC18F6310/6410/8310/8410 (INDUSTRIAL)PIC18LF6310/6410/8310/8410 (INDUSTRIAL)

Param No.	Symbol	Charac	teristic	Min	Тур	Мах	Units	Conditions
A01	Nr	Resolution	—		10	bit	$\Delta VREF \ge 3.0V$	
A03	EIL	Integral Linearity	/ Error	_	_	<±1	LSb	ΔVREF ≥ 3,0∀
A04	Edl	Differential Linea	arity Error	_		<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error		_	_	<±1	LSb	∆VREF ≥ 3.QV
A07	Egn	Gain Error		_		<±1	LSb	4. VREF ≥ 3.0V
A10	_	Monotonicity		Gu	uarantee	d <sup>(1)</sup>	—/	
A20	$\Delta V$ REF	Reference Voltage Range (VREFH – VREFL)		3	_	AVDD – AVSS	N/	For 10-bit resolution
A21	Vrefh	Reference Voltage High		AVss + 3.0V		AVDD + 0.3V	$\forall \downarrow$	For 10-bit resolution
A22	Vrefl	Reference Volta	ge Low	AVss-0.3V	_	AVDD - 3.QV	Ň	For 10-bit resolution
A25	VAIN	Analog Input Vo	tage	Vrefl	_	VREFN	Ŵ	
A28	AVdd	Analog Supply \	/oltage	Vdd - 0.3		VDB + 0.3	٧	
A29	AVss	Analog Supply \	/oltage	Vss – 0.3	—/	V95 + 0.3	V	
A30	ZAIN	Recommended Analog Voltage		—	_	2.5	kΩ	
A40	IAD	A/D Conversion Current (VDD)	PIC18 <b>F</b> XXXX		(180)	) —	μA	Average current consumption when A/D is on <b>(Note 2)</b>
			PIC18LFXXXX		> 90	_	μΑ	VDD = 2.0V; Average current consumption when A/D is on <b>(Note 2)</b>
A50	IREF	VREF Input Current (Note-3)			_	±5 ±150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.


Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current

spec includes any such leakage from the A/D module.

**3:** VREFH current is from RA3/AN3/VREF+ pin or AVDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or AVss, whichever is selected as the VREFL source.

© 2004 Microchip Technology Inc.





## TABLE 26-26: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period	0.7	25.0 <sup>(1)</sup>	μs	Tosc based, VREF ≥ 3.0V
		PIC18LFXXXX	TBD	TBD	μs	VDD = 2.0V; TOSC based, VREF full range
			TBD	TBD	μs	A/D RC mode
		PIC18LFXXXX	TBD	TBD	μs	VDD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) (Note 2)	11	12	Tad	
132		Acquisition Time (Note 3)	1.4 TBD		μs μs	$\begin{array}{l} -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ 0^{\circ}\text{C} \leq \text{to} \leq +85^{\circ}\text{C} \end{array}$
135	TSWC	Switching Time from Convert $ ightarrow$ Sample	_	(Note 4)		
TBD <	Tois	Discharge Time	0.2		μs	

**Legend:**  $\forall BD \neq To Be Determined$ 

Note 1; The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2. ADRES register may be read on the following TCY cycle.

The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (AVDD to AVSS or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50Ω.

4: On the following cycle of the device clock.

# 27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and Tables are not available at this time.

© 2004 Microchip Technology Inc.

NOTES:

# 28.0 PACKAGING INFORMATION

### 28.1 Package Marking Information



Legend	: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters per specific information.


\* Standard PICmicro device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2004 Microchip Technology Inc.

### 28.2 Package Details

The following sections give the technical details of the packages.

## 64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units		INCHES		М	ILLIMETERS*	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\*Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026 Drawing No. C04-085 80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	INCHES			MILLIMETERS*		
Dimension I	imits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		80			80	
Pitch	р		.020			0.50	
Pins per Side	n1		20			20	
Overall Height	A	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	E	.541	.551	.561	13.75	14.00	14.25
Overall Length	D	.541	.551	.561	13.75	14.00	14.25
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25
Lead Thickness	с	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15
*Controlling Doromotor							

\*Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026 Drawing No. C04-092 NOTES:

APPENDIX B:

# APPENDIX A: REVISION HISTORY

# Revision A (June 2004)

Original data sheet for PIC18F6310/6410/8310/8410 devices.

### TABLE B-1: DEVICE DIFFERENCES

**DIFFERENCES** The differences between the devices listed in this data sheet are shown in Table B-1.

DEVICE

Features	PIC18F6310	PIC18F6410	PIC18F8310	PIC18F8410				
Program Memory (Bytes)	8K	16K	8K	16K				
Program Memory (Instructions)	4096	8192	4096	8192				
External Memory Interface	No	No	Yes	Yes				
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J				
Packages	64-pin TQFP	64-pin TQFP	80-pin TQFP	80-pin TQFP				

# APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

# APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

## APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442".* The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

# APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration"*. This Application Note is available as Literature Number DS00726.

NOTES:

# INDEX

Α	
A/D	245
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	245
ADRESH Register24	5, 248
ADRESL Register	245
Analog Port Pins	140
Analog Port Pins, Configuring	252
Associated Registers	254
Automatic Acquisition Time	251
Calculating the Minimum Required	
Acquisition Time	250
Configuring the Module	249
Conversion Clock (TAD)	
Conversion Status (GO/DONE Bit)	248
Conversions	
Converter Characteristics	377
Discharge	
Operation in Power Managed Modes	252
Special Event Trigger (CCP)	254
Use of the CCP2 Trigger	
Absolute Maximum Ratings	343
AC (Timing) Characteristics	358
Load Conditions for Device	
Timing Specifications	
Parameter Symbology	
Temperature and Voltage Specifications	359
Timing Conditions	359
Access Bank	71
ACKSTAT	199
ACKSTAT Status Flag	199
ADCON0 Register	
GO/DONE Bit	248
ADCON1 Register	
ADCON2 Register	
ADDFSR	
ADDLW	293
Addressable Universal Synchronous	
Asynchronous Receiver Transmitter (AUSART).	
See AUSART.	
ADDULNK	330
ADDWF	
ADDWFC	
ADRESH Register	
ADRESL Register	5, 248
Analog-to-Digital Converter. See A/D.	
ANDLW	
ANDWF	295
Assembler	00-
MPASM Assembler	337
AUSART	000
Asynchronous Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Receiver	
Setting up 9-bit Mode with Address Detect	
Transmitter	236

Baud Rate Generator (BRG) 23	4
Associated Registers 23	4
Baud Rate Error, Calculating	4
Baud Rates, Asynchronous Modes	5
High Baud Rate Select (BRGH Bit)	4
Operation in Power Managed Modes 23	4
Sampling23	4
Synchronous Master Mode 24	0
Associated Registers, Receive	2
Associated Registers, Transmit 24	1
Reception24	2
Transmission 24	0
Synchronous Slave Mode 24	3
Associated Registers, Receive	4
Associated Registers, Transmit 24	3
Reception24	
Transmission 24	3
Auto-Wake-up on Sync Break Character 22	2

#### В

Bank Select Register (BSR) 69
Baud Rate Generator
BC
BCF
BF
BF Status Flag
Block Diagrams
16-Bit Byte Select Mode93
16-Bit Byte Write Mode91
16-Bit Word Write Mode92
8-Bit Multiplexed Mode96
A/D
Analog Input Model 249
AUSART Receive
AUSART Transmit
Baud Rate Generator 195
Capture Mode Operation161
Comparator
I/O Operating Modes
Comparator Analog Input Model 259
Comparator Output 258
Comparator Voltage Reference
Compare Mode Operation163
Device Clock 34
EUSART Receive 220
EUSART Transmit 218
External Power-on Reset Circuit
(Slow VDD Power-up)51
Fail-Safe Clock Monitor 282
Generic I/O Port Operation 117
High/Low-Voltage Detect with
External Input 266
Interrupt Logic 102
MSSP (I <sup>2</sup> C Master Mode) 193
MSSP (I <sup>2</sup> C Mode) 178
MSSP (SPI Mode) 169
On-Chip Reset Circuit 49
PIC18F6310/6410 10
PIC18F8310/8410 11
PLL (HS Mode) 31
PORTD and PORTE (Parallel Slave Port) 140
PWM Operation (Simplified) 165

Reads from Program Memory	
Single Comparator	
Table Read and Table Write Operations	
Timer0 in 16-Bit Mode	
Timer0 in 8-Bit Mode	
Timer1	
Timer1 (16-Bit Read/Write Mode)	
Timer2	
Timer3	
Timer3 (16-Bit Read/Write Mode)	156
Voltage Reference Output Buffer	
Example	263
Watchdog Timer	279
BN	296
BNC	297
BNN	297
BNOV	298
BNZ	298
BOR. See Brown-out Reset.	
BOV	301
BRA	299
Break Character (12-Bit) Transmit	
and Receive	224
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	52, 271
Detecting	
Disabling in Sleep Mode	
Software Enabled	
BSF	
BTFSC	
BTFSS	
BTG	
B70	

# С

C Compilers	
MPLAB C17	338
MPLAB C18	338
MPLAB C30	338
CALL	302
Capture (CCP Module)	161
Associated Registers	164
CCP Pin Configuration	161
CCPR2H:CCPR2L Registers	161
Software Interrupt	162
Timer1/Timer3 Mode Selection	161
Capture/Compare/PWM (CCP)	159
Capture Mode. See Capture.	
CCP Mode and Timer Resources	160
CCPRxH Register	160
CCPRxL Register	
Compare Mode. See Compare.	
Interconnect Configurations	160
Module Configuration	
Clock Sources	
Selecting the 31 kHz Source	35
Selection Using OSCCON Register	
CLRF	
CLRWDT	

Code Examples	
16 x 16 Signed Multiply Routine	. 100
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	
Fast Register Stack	66
How to Clear RAM (Bank 1) Using	70
Indirect Addressing	78
Implementing a Real-Time Clock Using a Timer1 Interrupt Service	151
Initializing PORTA	
Initializing PORTA	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Initializing PORTF	
Initializing PORTG	
Initializing PORTH	
Initializing PORTJ	
Loading the SSPBUF (SSPSR) Register	. 172
Reading a Flash Program Memory Word	87
Saving Status, WREG and	
BSR Registers in RAM	
Code Protection	
COMF	
Comparator	
Analog Input Connection Considerations	
Associated Registers	
Configuration	
Effects of a Reset Interrupts	
Operation	
Operation During Sleep	
Outputs	
Reference	
External Signal	
Internal Signal	
Response Time	. 257
Comparator Specifications	. 356
Comparator Voltage Reference	. 261
Accuracy and Error	. 262
Associated Registers	. 263
Configuring	
Connection Considerations	
Effects of a Reset	
Operation During Sleep	
Compare (CCP Module)	
Associated Registers	
CCP Pin Configuration	
CCPR2 Register	
Software Interrupt Mode Special Event Trigger	
Timer1/Timer3 Mode Selection	
Computed GOTO	
Configuration Bits	
Configuration Register Protection	
Context Saving During Interrupts	

Conversion Considerations
CPFSEQ
CPFSGT
CPFSLT
Crystal Oscillator/Ceramic Resonator
D
Data Addressing Modes
Comparing Addressing Modes with the Extended Instruction Set Enabled
Direct
Indexed Literal Offset
Indirect
Inherent and Literal
Data Memory69
Access Bank71
and the Extended Instruction Set81
Bank Select Register (BSR)69
General Purpose Registers71
Map for PIC18F6310/6410/8310/8410
Devices70
Special Function Registers72
DAW
DC and AC
Characteristics Graphs and Tables
DC Characteristics
Power-Down and Supply Current
Supply Voltage
DCFSNZ
DECF
DECFSZ
Demonstration Boards
PICDEM 1
PICDEM 17
PICDEM 18R
PICDEM 2 Plus
PICDEM 3
PICDEM 4
PICDEM LIN
PICDEM USB
PICDEM.net Internet/Ethernet
Development Support
1 11
Device Differences
Device Overview
Features (table)
New Core Features
Direct Addressing
E

### Ε

•
)

EUSART	
Asynchronous Mode	218
12-bit Break Transmit and Receive	224
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Sync Break	
Receiver	
Setting up 9-Bit Mode with	220
Address Detect	220
Transmitter	
Baud Rate Generator (BRG)	213
Associated Registers	
Auto-Baud Rate Detect	
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	
High Baud Rate Select (BRGH Bit)	213
Operation in Power Managed Modes	213
Sampling	
Synchronous Master Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	
Transmission	
Synchronous Slave Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	
Transmission	228
Evaluation and Programming Tools	341
Extended Instruction Set	
	330
ADDFSR	
ADDFSR ADDULNK	330
ADDFSR ADDULNK and Using MPLAB Tools	330 336
ADDFSR ADDULNK and Using MPLAB Tools CALLW	330 336 331
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use	330 336 331 334
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF	330 336 331 334 331
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS	330 336 331 334 331 332
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL	330 336 331 334 331 332 332
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR	330 336 331 334 331 332 332 333
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK	330 336 331 334 331 332 332 333 333
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR	330 336 331 334 331 332 332 333 333
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK	330 336 331 334 331 332 332 333 333 30
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input	330 336 331 334 332 332 333 333 30 89
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode	330 336 331 334 332 332 333 333 30 89 93
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Write Mode	330 336 331 334 332 332 333 333 30 89 93 91
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode	330 336 331 334 332 332 333 333 30 89 93 91 91
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode	330 336 331 334 332 332 333 333 30 90 91 91 94
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Word Write Mode	330 336 331 334 332 332 333 333 30 89 91 91 94 92
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Vrite Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Word Write Mode 8-Bit Mode	330 336 331 334 332 332 333 333 30 89 91 91 91 94 92 96
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Word Write Mode 8-Bit Mode 8-Bit Mode	330 336 331 334 331 332 333 333 30 89 91 91 94 92 96 97
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Mode Timing 16-Bit Word Write Mode 8-Bit Mode 8-Bit Mode Timing and the Program Memory Modes	330 336 331 334 331 332 333 333 30 89 91 91 94 92 96 97
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Mode Timing 16-Bit Mode Timing 16-Bit Mode 8-Bit Mode Timing and the Program Memory Modes PIC18F8310/8410 External Bus,	330 336 331 334 332 332 333 333 30 89 93 91 94 92 96 97 90
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Mode Timing 16-Bit Word Write Mode 8-Bit Mode 8-Bit Mode Timing and the Program Memory Modes	330 336 331 334 332 332 333 333 30 89 93 91 94 92 96 97 90
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSF PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Mode Timing 8-Bit Mode Timing and the Program Memory Modes PIC18F8310/8410 External Bus, I/O Port Functions	330 336 331 334 332 332 333 333 30 89 93 91 94 92 96 97 90
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSS PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Mode Timing 16-Bit Word Write Mode 8-Bit Mode 8-Bit Mode Timing and the Program Memory Modes PIC18F8310/8410 External Bus, I/O Port Functions	330 336 331 334 331 332 332 333 333 30 99 91 91 92 90 90
ADDFSR ADDULNK and Using MPLAB Tools CALLW Considerations for Use MOVSF MOVSF PUSHL SUBFSR SUBULNK External Clock Input External Memory Interface 16-Bit Byte Select Mode 16-Bit Byte Select Mode 16-Bit Byte Write Mode 16-Bit Mode 16-Bit Mode 16-Bit Mode Timing 16-Bit Mode Timing 8-Bit Mode Timing and the Program Memory Modes PIC18F8310/8410 External Bus, I/O Port Functions	330 336 331 334 331 332 332 333 333  90  91  91  91  92  90  90  90 282

I

Firmware Instructions	. 287
Flash Program Memory	
Associated Registers	88
Operation During Code-Protect	88
Reading	86
FSCM. See Fail-Safe Clock Monitor.	

# G

GOTO	308
н	
Hardware Multiplier	
Introduction	
Operation	
Performance Comparison	
High/Low-Voltage Detect	
Associated Registers	
Characteristics	357
Current Consumption	
Effects of a Reset	269
Operation	266
During Sleep	269
Start-up Time	
Setup	
Typical Application	
HLVD. See High/Low-Voltage Detect.	

#### I

1	
I/O Ports	117
I <sup>2</sup> C Mode (MSSP)	
Acknowledge Sequence Timing	
Associated Registers	
Baud Rate Generator	
Bus Collision	
During a Repeated Start Condition	
During a Start Condition	
During a Stop Condition	
Clock Arbitration	
Clock Stretching	
10-Bit Slave Receive Mode	
(SEN = 1)	
7-Bit Slave Receive Mode	
(SEN = 1)	
Effect of a Reset	
General Call Address Support	
I <sup>2</sup> C Clock Rate w/BRG	
Master Mode	
Operation	
Reception	
Repeated Start Condition Timing	
Start Condition	
Transmission	
Transmit Sequence	
Multi-Master Communication, Bus Collision	
and Arbitration	
Multi-Master Mode	
Operation	
Read/Write Bit Information (R/W Bit)	182, 183
Registers	
Serial Clock (RC3/SCK/SCL)	
Slave Mode	
Addressing	
Reception	
Sleep Operation	
Stop Condition Timing	
Transmission	

Idle Modes PRI_IDLE	
PRI_IDLE	
INCF	
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP) 271, 1	285
Indexed Literal Offset Addressing	
and Standard PIC18 Instructions	334
Indexed Literal Offset Mode	334
BSR	
Effect on Standard PIC18 Instructions	. 81
Mapping the Access Bank	. 83
Indirect Addressing	
INFSNZ	
Initialization Conditions for all Registers	
Instruction Cycle	
Clocking Scheme	
Instruction Flow/Pipelining	
Instruction Flow/Fipelining	
ADDLW	
ADDWF	
ADDWF (Indexed Literal Offset mode)	
ADDWFC	
ANDLW	294
ANDWF	295
BC	295
BCF	296
BN	
BNC	
BNN	-
BNOV	
DN7	200
BNZ	
BOV	301
BOV BRA	301 299
BOV BRA BSF	301 299 299
BOV BRA BSF BSF (Indexed Literal Offset mode)	301 299 299 335
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC	301 299 299 335 300
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS	301 299 299 335 300 300
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC	301 299 299 335 300 300
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS	301 299 335 300 300 301
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG	301 299 335 300 300 301 302
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ	301 299 335 300 300 301 302 302
BOV         BRA           BSF         BSF           BSF (Indexed Literal Offset mode)         BTFSC           BTFSS         BTFSS           BTG         BZ           CALL         CALL	301 299 335 300 300 301 302 302 303
BOV         BRA           BSF         BSF (Indexed Literal Offset mode)           BTFSC         BTFSS           BTFSS         BTG           BZ         CALL           CLRF         CLRWDT	301 299 335 300 300 300 301 302 302 303 303
BOV         BRA           BSF         BSF (Indexed Literal Offset mode)           BTFSC         BTFSS           BTG         BZ           CALL         CLRF           CLRWDT         COMF	301 299 335 300 300 301 302 302 303 303 303
BOV         BRA           BSF         BSF (Indexed Literal Offset mode)           BTFSC         BTFSS           BTG         BZ           CALL         CLRF           CLRWDT         COMF           CPFSEQ         COMF	301 299 299 335 300 300 301 302 303 303 303 303 304 304
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         COMF         CPFSEQ         CPFSGT	301 299 299 335 300 300 300 301 302 303 303 303 304 304 304 305
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         CPFSLT	301 299 299 335 300 300 301 302 303 302 303 303 304 304 305 305
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         CPFSLT         DAW	301 299 299 335 300 300 301 302 303 303 303 303 304 304 305 305 306
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ	301 299 299 335 300 301 302 303 303 303 303 304 304 305 305 306 307
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF	301 299 299 335 300 301 302 303 303 303 303 303 304 304 305 305 306 307 306
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         CPFSLT         DAW         DCFSNZ         DECF	301 299 299 335 300 301 302 303 302 303 303 304 304 305 306 307 306 307
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF Extended Instructions	301 299 299 335 300 301 302 303 303 303 303 304 304 305 306 307 306 307 329
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         CPFSLT         DAW         DCFSNZ         DECF	301 299 299 335 300 301 302 303 303 303 303 304 304 305 306 307 306 307 329
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF Extended Instructions	301 299 335 300 301 302 302 303 303 304 304 305 306 307 306 307 329 329
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         CPFSLT         DAW         DCFSNZ         DECF         Extended Instructions         Syntax	301 299 335 300 301 302 302 303 303 304 305 306 307 329 329 289
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF Extended Instructions Syntax General Format	301 299 2335 300 301 302 303 303 303 304 305 306 307 306 307 329 329 289 308
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF Extended Instructions Syntax General Format GOTO	301 299 2335 300 301 302 303 303 303 303 304 305 306 307 306 307 329 329 329 329 308 308
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF Extended Instructions Syntax General Format GOTO INCF	301 299 335 300 301 302 303 303 304 304 305 306 307 306 307 329 329 289 308 308 308 308
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF Extended Instructions Syntax General Format GOTO INCF	301 299 335 300 301 302 303 303 304 304 305 306 307 306 307 329 329 289 308 308 309 309
BOV BRA BSF BSF (Indexed Literal Offset mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT COMF CPFSEQ CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF DECFSZ Extended Instructions Syntax General Format GOTO INCF INCFSZ INFSNZ	301 299 2335 300 301 302 303 303 303 304 304 305 306 307 306 307 329 329 289 308 308 308 309 310
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         CPFSGT         DFSNZ         DECF         DECFSZ         Extended Instructions         Syntax         General Format         GOTO         INCFSZ         INCFSZ         INCFSZ         INCFSZ         IORLW         IORWF	301 299 299 335 300 301 302 303 303 304 304 305 306 307 306 307 329 329 289 308 308 309 310 310
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         DFSNZ         DECF         DECFSZ         Extended Instructions         Syntax         General Format         GOTO         INCFSZ         INCFSNZ         INCFSNZ         INCFSR         INCFSR	301 299 335 300 301 302 303 303 303 304 304 305 306 307 306 307 329 308 307 329 308 309 309 310 310 310
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         CPFSLT         DAW         DCFSNZ         DECF         DECFSZ         Extended Instructions         Syntax         General Format         GOTO         INCFSZ         INCFSZ         IORLW         IORWF         LFSR         MOVF	301 299 2335 300 301 302 303 303 303 304 304 305 306 307 306 307 329 3289 308 307 329 3289 308 309 310 310 310 310 311 311
BOV         BRA         BSF         BSF (Indexed Literal Offset mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT         DFSNZ         DECF         DECFSZ         Extended Instructions         Syntax         General Format         GOTO         INCFSZ         INCFSNZ         INCFSNZ         INCFSR         INCFSR	301 299 2335 300 301 302 303 303 303 304 304 305 306 307 306 307 329 3289 308 307 329 3289 308 309 310 310 310 311 311 311

MOVWF
MULLW
MULWF
NEGF
NOP
Opcode Field Descriptions
POP
PUSH
RCALL
RESET
RETFIE
RETLW
RETURN
RLCF
RLNCF
RRCF
RRNCF321
SETF
SETF (Indexed Literal Offset mode)
SLEEP
SUBFWB
SUBLW
SUBWF
SUBWFB 324
SWAPF
TBLRD
TBLWT
TSTFSZ
XORLW
XORWF
Summary Table 290
INTCON Register
RBIF Bit 120
INTCON Registers103
Inter-Integrated Circuit. See I <sup>2</sup> C.
Internal Oscillator Block
Adjustment32
INTIO Modes32
INTOSC Frequency Drift
INTOSC Output Frequency32
OSCTUNE Register 32
Internal RC Oscillator
Use with WDT279
Interrupt Sources271
A/D Conversion Complete249
Interrupt-on-Change (RB7:RB4)
INTn Pin116
PORTB, Interrupt-on-Change116
TMR0116
TMR0 Overflow145
TMR1 Overflow147
TMR2 to PR2 Match (PWM)165
TMR3 Overflow 155, 157
Interrupts
Interrupts, Flag Bits
Interrupt-on-Change (RB7:RB4)
Flag (RBIF Bit)
INTOSC, INTRC. See Internal Oscillator Block.
IORLW
IORWF
IORWF
IORWF

## Μ

M
Master Clear (MCLR)
Master Synchronous Serial Port (MSSP).
See MSSP.
Memory Organization
Data Memory 69
Program Memory 61
Memory Programming Requirements
Migration from Baseline to Enhanced Devices
Migration from High-End to Enhanced Devices
Migration from Mid-Range to Enhanced Devices
MOVF
MOVFF
MOVLB
MOVLW
MOVSS
MOVWF
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB ICD 2 In-Circuit Debugger
MPLAB ICE 2000 High-Performance Universal
In-Circuit Emulator 339
MPLAB ICE 4000 High-Performance Universal
In-Circuit Emulator 339
MPLAB Integrated Development
Environment Software 337
MPLAB PM3 Device Programmer
MPLINK Object Linker/MPLIB Object Librarian
MSSP
ACK Pulse
Control Registers (general) 169
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode.
Module Overview 169
SPI Master/Slave Connection 173
SPI Mode. See SPI Mode.
SSPBUF 174
SSPSR 174
MULLW
MULWF
N
NEGF
NOP

# 0

OPTION_REG Register	
PSA Bit	145
TOCS Bit	144
T0PS2:T0PS0 Bits	145
TOSE Bit	144
Oscillator Configuration	
EC	
ECIO	29
HS	29
HSPLL	29
Internal Oscillator Block	32
INTIO1	
INTIO2	29
LP	
RC	29
RCIO	
ХТ	
Oscillator Selection	271

Oscillator Start-up Timer (OST)	
Oscillator Switching	
Oscillator Transitions	
Oscillator, Timer1	
Oscillator, Timer3	
Р	
Packaging	381
Details	
Marking	
Parallel Slave Port (PSP)	
Associated Registers	
RE0/RD Pin	
RE1/WR Pin	
RE2/CS Pin	
Select (PSPMODE Bit)	
PICkit 1 Flash Starter Kit	
PICSTART Plus Development Programmer	
PIE Registers	
Pin Functions	
AVDD	
AVDD	
AVss	
AVss	
OSC1/CLKI/RA7	12, 20
OSC2/CLKO/RA6	12, 20
RA0/AN0	13, 21
RA1/AN1	13, 21
RA2/AN2/VREF	13, 21
RA3/AN3/VREF+	13, 21
RA4/T0CKI	13, 21
RA5/AN4/HLVDIN	,
RB0/INT0	
RB1/INT1	
RB2/INT2	
RB3/INT3	
RB3/INT3/CCP2	
RB4/KBI0	,
RB5/KBI1	
RB6/KBI2/PGC	-
RB7/KBI3/PGD	,
RC0/T10S0/T13CKI	,
RC1/T10SI/CCP2	,
RC2/CCP1	- / -
RC3/SCK/SCL RC4/SDI/SDA	
	-
RC5/SDO RC6/TX1/CK1	,
RC7/RX1/DT1	,
RD0/AD0/PSP0	-, -
RD0/PSP0	
RD1/AD1/PSP1	
RD1/PSP1	
RD2/AD2/PSP2	
RD2/PSP2	
RD3/AD3/PSP3	-
RD3/PSP3	
RD4/AD4/PSP4	
RD4/PSP4	
RD5/AD5/PSP5	
RD5/PSP5	
RD6/AD6/PSP6	-
RD6/PSP6	
RD7/AD7/PSP7	
RD7/PSP7	
RE0/AD8/RD	25

	RE0/RD	7
	RE1/AD9/WR	5
	RE1/WR	
	RE1/WR	/ E
	RE2/AD10/CS	5
	RE2/CS	
	RE3 1	
	RE3/AD11	5
	RE4 1	7
	RE4/AD12	5
	RE51	7
	RE5/AD13	
	RE6	
	RE6/AD14	
	RE7/CCP2	
	RE7/CCP2/AD15	-
	RF0/AN5	
	RF1/AN6/C2OUT	
	RF2/AN7/C1OUT	6
	RF3/AN8	6
	RF4/AN9	
	RF5/AN10/CVREF	
	RF6/AN11	-
	RF7/SS	
	RG0/CCP3 19, 2	
	RG1/TX2/CK2 19, 2	7
	RG2/RX2/DT2	7
	RG3	7
	RG4	7
	RG5	
	RG5/MCLR/VPP	
	RH0/AD162	
	RH1/AD172	
	RH2/AD182	7
	RH3/AD19	7
	RH4	7
	RH52	7
	RH6	
	RH7	
	RJ0/ALE	
		-
	RJ1/ <u>OE</u>	
	RJ2/WRL	8
	RJ3/WRH	8
	RJ4/BA0	8
	RJ5/CE	8
	RJ6/LB	8
	RJ7/UB	8
	VDD	
	VDD	-
		-
	Vss	-
	Vss1	9
Pino	ut I/O Descriptions	
	PIC18F6310/64101	2
	PIC18F8310/8410	0
PIR	Registers 10	6
	HSPLL Oscillator Mode	
	Use with INTOSC	
יים		
	Lock Time-out5	
		b
-	R. See Power-on Reset.	
POR	RTA	
	Associated Registers 11	9
	Associated Registers	8
	Associated Registers	8 7
	Associated Registers	8 7 7

	TB	
	Associated Registers	122
	Functions	121
	LATB Register	
	PORTB Register	120
	RB7:RB4 Interrupt-on-Change Flag	
	(RBIF Bit)	120
	TRISB Register	120
POR		
1 010	-	105
	Associated Registers	
	Functions	
	LATC Register	123
	PORTC Register	123
	RC3/SCK/SCL Pin	
	TRISC Register	
<b>D</b> O D	5	
POR	TD	
	Associated Registers	128
	Functions	127
	LATD Register	
	PORTD Register	
	TRISD Register	126
POR		
	Analog Port Pins	140
	Associated Registers	
	Functions	
	LATE Register	
	PORTE Register	
	PSP Mode Select (PSPMODE Bit)	140
	RE0/RD Pin	140
	RE1/WR Pin	
	RE2/CS Pin	
	RE2/03 FIII	140
	TRISE Register	
POR	TF	129
POR		129
POR	TF Associated Registers	129 133
POR	TF Associated Registers Functions	129 133 133
POR	TF Associated Registers Functions LATF Register	129 133 133 132
POR	TF Associated Registers Functions LATF Register PORTF Register	129 133 133 132 132
-	TF Associated Registers Functions LATF Register PORTF Register TRISF Register	129 133 133 132 132
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register	129 133 133 132 132
-	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG	129 133 133 132 132 132
-	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers	129 133 132 132 132 132 135
-	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions	129 133 132 132 132 132 135
-	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register	<ol> <li>129</li> <li>133</li> <li>132</li> <li>132</li> <li>132</li> <li>135</li> <li>135</li> <li>134</li> </ol>
-	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register	<ol> <li>129</li> <li>133</li> <li>132</li> <li>132</li> <li>132</li> <li>135</li> <li>135</li> <li>134</li> <li>134</li> </ol>
-	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register	<ol> <li>129</li> <li>133</li> <li>132</li> <li>132</li> <li>132</li> <li>135</li> <li>135</li> <li>134</li> <li>134</li> </ol>
-	TF Associated Registers Functions LATF Register PORTF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TRISG Register	<ol> <li>129</li> <li>133</li> <li>132</li> <li>132</li> <li>132</li> <li>135</li> <li>134</li> <li>134</li> </ol>
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH	129 133 132 132 132 135 135 134 134 134
POR	TF Associated Registers Functions LATF Register PORTF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers	129 133 132 132 132 135 135 134 134 134 134
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions Functions	<ul> <li>129</li> <li>133</li> <li>132</li> <li>132</li> <li>132</li> <li>135</li> <li>134</li> <li>134</li> <li>134</li> <li>137</li> <li>137</li> </ul>
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register	129 133 132 132 132 135 135 134 134 134 134 137 137
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register PORTH Register	129 133 132 132 132 135 135 134 134 134 134 137 136 136
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register	129 133 132 132 132 135 135 134 134 134 134 137 136 136
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TRISH Register	129 133 132 132 132 135 135 134 134 134 134 137 136 136
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TRISH Register TJ	129 133 132 132 132 135 135 134 134 134 137 136 136 136
POR	TF Associated Registers Functions LATF Register PORTF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TRISH Register TJ Associated Registers	129 133 132 132 132 135 135 134 134 134 134 137 136 136 136 136
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TISH Register TJ Associated Registers Functions Functions CATH Register CATH REGISTER CATH	129 133 132 132 132 135 135 134 134 134 134 137 136 136 136 136
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TISH Register TJ Associated Registers Functions LATJ Register	129 133 132 132 132 135 135 134 134 134 137 136 136 136 139 139
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TISH Register TJ Associated Registers Functions Functions CATH Register CATH REGISTER CATH	129 133 132 132 132 135 135 134 134 134 137 136 136 136 136 139 139
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TISH Register TJ Associated Registers Functions LATJ Register PORTJ Register PORTJ Register	129 133 132 132 132 132 132 135 134 134 134 134 137 136 136 136 139 139 138
POR	TF Associated Registers Functions LATF Register PORTF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TISH Register TJ Associated Registers Functions LATJ Register PORTJ Register TRISJ Register TRISJ Register	129 133 132 132 132 132 132 135 134 134 134 134 137 136 136 136 139 139 138
POR	TF Associated Registers Functions LATF Register PORTF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TISH Register TJ Associated Registers Functions LATJ Register FUNCTONS LATJ Register PORTJ Register TRISJ Register Scaler, WDT	129 133 132 132 132 135 134 134 134 134 137 136 136 136 139 138 138
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register G Associated Registers Functions LATG Register PORTG Register TRISG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TRISH Register TIJ Associated Registers Functions LATJ Register PORTJ Register TRISJ Register TRISJ Register Scaler, WDT Assignment (PSA Bit)	129 133 132 132 132 135 135 134 135 134 134 137 136 136 139 139 138 138 138 138
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register TG Associated Registers Functions LATG Register PORTG Register TRISG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TRISH Register TRISH Register TIJ Associated Registers Functions LATJ Register PORTJ Register TRISJ Register TRISJ Register Scaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits)	129 133 132 132 132 135 135 134 135 134 134 137 136 136 139 138 138 138 138 138
POR	TF Associated Registers Functions LATF Register PORTF Register TRISF Register G Associated Registers Functions LATG Register PORTG Register TRISG Register TRISG Register TH Associated Registers Functions LATH Register PORTH Register TRISH Register TIJ Associated Registers Functions LATJ Register PORTJ Register TRISJ Register TRISJ Register Scaler, WDT Assignment (PSA Bit)	129 133 132 132 132 135 135 134 135 134 134 137 136 136 139 138 138 138 138 138

Deven Marca and Marka	~
Power Managed Modes	
and Multiple Sleep Commands 40	
Clock Sources	9
Clock Transitions, Status Indicators 40	
Entering	
Exiting Idle and Sleep Modes 46	6
by Interrupt 46	6
by Reset 46	6
by WDT Time-out 46	6
Without an Oscillator Start-up Delay 46	6
Idle Modes	3
Run Modes 40	0
Selecting	
Sleep Mode	
Summary (table)	9
Power-on Reset (POR)	
Oscillator Start-up Timer (OST)	
Power-up Timer (PWRT)	
Time-out Sequence	
Power-up Delays	
Power-up Timer (PWRT)	
Prescaler, Capture	
Prescaler, Timer0	
Rate Select (TOPS2:TOPS0 Bits) 14	
Switching Between Timer0 and WDT	
Prescaler, TMR2	
PRO MATE II Universal Device Programmer	
Program Counter	
PCL, PCH and PCU Registers	
PCLATH and PCLATU Registers	
Program Memory	5
and the Extended Instruction Set	
Code Protection	
Control Registers 86	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erasing External Memory (PIC18F8X10)87	
Instructions68	
Two-Word Instructions68	
Interrupt Vector 67	1
Look-up Tables66	6
Map and Stack (diagram)6	
Memory Access for PIC18F8310/8410 Modes 63	3
Memory Maps for PIC18FX310/X410 Modes 63	3
PIC18F8310/8410 Memory Modes	2
Reset Vector 6'	1
Table Reads and Table Writes	5
Writing and Erasing On-Chip Program	
Memory (ICSP Mode)	7
Writing To	
Unexpected Termination87	7
Write Verify87	7
Writing to Memory Space (PIC18F8X10)87	7
Program Memory Modes	
Extended Microcontroller	0
Microcontroller90	0
Microprocessor	
Microprocessor with Boot Block	
Program Verification and Code Protection	
Associated Registers	
Programming, Device Instructions	
PSP. See Parallel Slave Port.	
Pulse-Width Modulation. See PWM (CCP Module).	
PUSH	6

PUSH and POP Instructions	65
PUSHL	
PWM (CCP Module)	
Associated Registers	
Duty Cycle	
Example Frequencies/Resolutions	
Period	
Setup for PWM Operation	
TMR2 to PR2 Match	

# Q

Q Clock		66
---------	--	----

# R

RAM. See Data Memory.
RC Oscillator
RCIO Oscillator Mode31
RCALL
RCON Register
Bit Status During Initialization56
Register File71
Register File Summary73–76
Registers
ADCON0 (A/D Control 0)245
ADCON1 (A/D Control 1)246
ADCON2 (A/D Control 2)247
BAUDCON1 (Baud Rate Control 1)212
CCPxCON (Capture/Compare/PWM Control –
CCP1, CCP2, CCP3)159
CMCON (Comparator Control)255
CONFIG1H (Configuration 1 High)272
CONFIG2H (Configuration 2 High)274
CONFIG2L (Configuration 2 Low)273
CONFIG3H (Configuration 3 High)275
CONFIG3L (Configuration 3 Low)275
CONFIG3L (Configuration Byte 3 Low)62
CONFIG4L (Configuration 4 Low)276
CONFIG5L (Configuration 5 Low)276
CONFIG7L (Configuration 7 Low)277
CVRCON (Comparator Voltage
Reference Control)261
Device ID Register 1278
Device ID Register 2278
HLVDCON (HLVD Control)265
INTCON (Interrupt Control)103
INTCON2 (Interrupt Control 2)104
INTCON3 (Interrupt Control 3)105
IPR1 (Peripheral Interrupt Priority 1)112
IPR2 (Peripheral Interrupt Priority 2)113
IPR3 (Peripheral Interrupt Priority 3)114
MEMCON (Memory Control)89
OSCCON (Oscillator Control)36
OSCTUNE (Oscillator Tuning)
PIE1 (Peripheral Interrupt Enable 1)109
PIE2 (Peripheral Interrupt Enable 2)110
PIE3 (Peripheral Interrupt Enable 3)111
PIR1 (Peripheral Interrupt Request
(Flag) 1)106
PIR2 (Peripheral Interrupt Request
(Flag) 2)107
PIR3 (Peripheral Interrupt Request
(Flag) 3)108
PSPCON (Parallel Slave Port Control)141
RCON (Reset Control)50, 115
RCSTA1 (EUSART Receive Status
and Control)211

RCSTA2 (AUSART Receive Status	
and Control)	233
SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode)	
SSPCON1 (MSSP Control 1, SPI Mode)	171
SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode)	181
SSPSTAT (MSSP Status, I <sup>2</sup> C Mode)	
SSPSTAT (MSSP Status, SPI Mode)	
Status	
STKPTR (Stack Pointer)	
T0CON (Timer0 Control)	
T1CON (Timer1 Control)	
T2CON (Timer 2 Control)	153
T3CON (Timer3 Control)	155
TXSTA1 (EUSART Transmit Status	
and Control)	210
TXSTA2 (AUSART Transmit Status	
and Control)	232
WDTCON (Watchdog Timer Control)	280
Reset	49
MCLR Reset, Normal Operation	49
MCLR Reset, Power Managed Modes	
Power-on Reset (POR)	49
Programmable Brown-out Reset (BOR)	49
RESET Instruction	49
Stack Full Reset	
Stack Underflow Reset	
Watchdog Timer (WDT) Reset	
Resets	
RETFIE	
RETLW	
RETURN	
Return Address Stack	
Return Stack Pointer (STKPTR)	
Revision History	
RLCF	
RLNCF	
RRCF	
RRNCF	
Run Modes	02 1
PRI_RUN	40
RC RUN	
SEC RUN	
	40

### S

SCK	169
SDI	169
SDO	
Serial Clock, SCK	169
Serial Data In (SDI)	
Serial Data Out (SDO)	169
Serial Peripheral Interface. See SPI Mode.	
SETF	321
Slave Select (SS)	169
SLEEP	
Sleep Mode	
OSC1 and OSC2 Pin States	37
Software Simulator (MPLAB SIM)	338
Software Simulator (MPLAB SIM30)	338
Special Event Trigger. See Compare (CCP Module).	
Special Features of the CPU	271
Special Function Registers	72
Мар	72
SPI Mode (MSSP)	
Associated Registers	177
Bus Mode Compatibility	177
Effects of a Reset	177

Enabling SPI I/O	173
Master Mode	
Master/Slave Connection	173
Operation	
Serial Clock	
Serial Data In	
Serial Data Out	
Slave Mode	
Slave Select	
Slave Select Synchronization	175
Sleep Operation	
SPI Clock	
Typical Connection	
<u>SS</u>	
SSPOV	
SSPOV Status Flag	
SSPSTAT Register	
R/W Bit	
Stack Full/Underflow Resets	
Standard Instructions	
SUBFSR	333
SUBFWB	
SUBLW	323
SUBULNK	
SUBWF	
SUBWFB	-
SWAPF	

## Т

Table Pointer Operations (table)	
Table Reads/Table Writes	66
TBLRD	325
TBLWT	326
Time-out in Various Situations (table)	53
Timer0	
16-Bit Mode Timer Reads and Writes	144
Associated Registers	
Clock Source Edge Select (T0SE Bit)	144
Clock Source Select (T0CS Bit)	
Operation	144
Overflow Interrupt	145
Prescaler. See Prescaler, Timer0.	
Timer1	147
16-Bit Read/Write Mode	149
Associated Registers	151
Interrupt	150
Low-Power Option	149
Operation	148
Öscillator	147, 149
Oscillator Layout Considerations	150
Overflow Interrupt	
Resetting, Using a Special Event	
Trigger Output (CCP)	150
TMR1H Register	
TMR1L Register	
Use as a Real-Time Clock	150
Using as a Clock Source	
Timer2	153
Associated Registers	154
Interrupt	154
Operation	
Output	
PR2 Register	
TMR2 to PR2 Match Interrupt	

Time	er3	155
	16-Bit Read/Write Mode	
	Associated Registers	
	Operation	
	Oscillator	
	Overflow Interrupt 155,	157
	Special Event Trigger (CCP)	157
	TMR3H Register	
	TMR3L Register	
Timi	ng Diagrams	
	A/D Conversion	378
	Acknowledge Sequence	
	Asynchronous Reception 221,	
	Asynchronous Transmission	
	Asynchronous Transmission	
	(Back to Back)	237
	Automatic Baud Rate Calculation	
	Auto-Wake-up Bit (WUE) During	
	Normal Operation	223
	Auto-Wake-up Bit (WUE) During Sleep	
	Baud Rate Generator with Clock Arbitration	
	BRG Overflow Sequence	
	BRG Reset Due to SDA Arbitration	
	During Start Condition	205
	Brown-out Reset (BOR)	
	Bus Collision During a Repeated	
	Start Condition (Case 1)	206
	Bus Collision During a Repeated	
	Start Condition (Case 2)	206
	Bus Collision During a Start	
	Condition (SCL = $0$ )	205
	Bus Collision During a Start	
	Condition (SDA Only)	204
	Bus Collision During a Stop	
	Condition (Case 1)	207
	Bus Collision During a Stop	201
	Condition (Case 2)	207
	Bus Collision for Transmit and	
	Acknowledge	203
	Capture/Compare/PWM	
	(All CCP Modules)	367
	CLKO and I/O	
	Clock Synchronization	189
	Clock/Instruction Cycle	
	Example SPI Master Mode (CKE = 0)	368
	Example SPI Master Mode (CKE = 1)	
	Example SPI Slave Mode (CKE = 0)	
	Example SPI Slave Mode (CKE = 1)	
	External Clock (All Modes Except PLL)	
	External Memory Bus for SLEEP	
	(16-Bit Microprocessor Mode)	. 95
	External Memory Bus for SLEEP	
	(8-Bit Microprocessor Mode)	. 98
	External Memory Bus for TBLRD	
	(16-Bit Extended Microcontroller Mode)	. 94
	External Memory Bus for TBLRD	
	(16-Bit Microprocessor Mode)	94
	External Memory Bus for TBLRD	
	(8-Bit Extended Microcontroller Mode)	. 97
	External Memory Bus for TBLRD	,
	(8-Bit Microprocessor Mode)	. 97
	Fail-Safe Clock Monitor	
	High/Low-Voltage Detect (VDIRMAG = 1)	
	High/Low-Voltage Detect Characteristics	
	0	

High/Low-Voltage Detect Operation
(VDIRMAG = 0)
I <sup>2</sup> C Bus Data
I <sup>2</sup> C Bus Start/Stop Bits
I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)200
I <sup>2</sup> C Master Mode (7-Bit Reception)
I <sup>2</sup> C Master Mode First Start Bit
$I^2C$ Slave Mode (10-Bit Reception, SEN = 0)
$I^2C$ Slave Mode (10-Bit Reception, SEN = 1)
I <sup>2</sup> C Slave Mode (10-Bit Transmission)
$I^2C$ Slave Mode (7-bit Reception, SEN = 0)
$I^2$ C Slave Mode (7-Bit Reception, SEN = 1)
I <sup>2</sup> C Slave Mode (7-Bit Transmission)
I <sup>2</sup> C Slave Mode General Call Address
Sequence (7 or 10-Bit Address Mode)
I <sup>2</sup> C Stop Condition Receive or Transmit Mode202
Master SSP I <sup>2</sup> C Bus Data
Master SSP I C Bus Data
Parallel Slave Port (PSP) Read
Parallel Slave Port (PSP) Write
Program Memory Read
Program Memory Write
PWM Output
Repeat Start Condition198
Reset, Watchdog Timer (WDT), Oscillator
Start-up Timer (OST) and
Power-up Timer (PWRT)
Send Break Character Sequence
Slave Synchronization
VDD Rise > TPWRT)
SPI Mode (Master Mode)
SPI Mode (Slave Mode, CKE = 0)
SPI Mode (Slave Mode, CKE = 1)
Synchronous Reception
(Master Mode, SREN)
Synchronous Transmission
Synchronous Transmission
(Through TXEN)
Time-out Sequence on POR w/PLL Enabled
(MCLR Tied to VDD)55 Time-out Sequence on Power-up
(MCLR Not Tied to VDD, Case 1)
Time-out Sequence on Power-up
Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)
(MCLR Not Tied to VDD, Case 2)       54         Time-out Sequence on Power-up       (MCLR Tied to VDD, VDD Rise TPWRT)       54         Timer0 and Timer1 External Clock       366         Transition for Entry to PRI_IDLE Mode       44         Transition for Entry to SEC_RUN Mode       41         Transition for Entry to Sleep Mode       43         Transition for Two-Speed Start-up       (INTOSC to HSPLL)       281         Transition for Wake from Idle to Run Mode       44
(MCLR Not Tied to VDD, Case 2)       54         Time-out Sequence on Power-up       (MCLR Tied to VDD, VDD Rise TPWRT)       54         Timer0 and Timer1 External Clock       366         Transition for Entry to PRI_IDLE Mode       44         Transition for Entry to SEC_RUN Mode       41         Transition for Entry to Sleep Mode       43         Transition for Two-Speed Start-up       (INTOSC to HSPLL)       281         Transition for Wake from Idle to Run Mode       44
(MCLR Not Tied to VDD, Case 2)       54         Time-out Sequence on Power-up       (MCLR Tied to VDD, VDD Rise TPWRT)       54         Timer0 and Timer1 External Clock       366         Transition for Entry to PRI_IDLE Mode       44         Transition for Entry to SEC_RUN Mode       41         Transition for Entry to Sleep Mode       43         Transition for Two-Speed Start-up       (INTOSC to HSPLL)       281         Transition for Wake from Idle to Run Mode       44         Transition for Wake from Sleep (HSPLL)       43         Transition from RC_RUN Mode to       44
(MCLR Not Tied to VDD, Case 2)       54         Time-out Sequence on Power-up       (MCLR Tied to VDD, VDD Rise TPWRT)       54         Timer0 and Timer1 External Clock       366         Transition for Entry to PRI_IDLE Mode       44         Transition for Entry to SEC_RUN Mode       41         Transition for Entry to Sleep Mode       43         Transition for Two-Speed Start-up       (INTOSC to HSPLL)       281         Transition for Wake from Idle to Run Mode       44         Transition for Wake from Sleep (HSPLL)       43         Transition from RC_RUN Mode to       9RI_RUN Mode       42
(MCLR Not Tied to VDD, Case 2)       54         Time-out Sequence on Power-up       (MCLR Tied to VDD, VDD Rise TPWRT)       54         Timer0 and Timer1 External Clock       366         Transition for Entry to PRI_IDLE Mode       44         Transition for Entry to SEC_RUN Mode       41         Transition for Entry to Sleep Mode       43         Transition for Two-Speed Start-up       (INTOSC to HSPLL)       281         Transition for Wake from Idle to Run Mode       44         Transition for Wake from Sleep (HSPLL)       43         Transition from RC_RUN Mode to       42         Transition from SEC_RUN Mode to       42
(MCLR Not Tied to VDD, Case 2)       54         Time-out Sequence on Power-up       (MCLR Tied to VDD, VDD Rise TPWRT)       54         Timer0 and Timer1 External Clock       366         Transition for Entry to PRI_IDLE Mode       44         Transition for Entry to SEC_RUN Mode       41         Transition for Entry to Sleep Mode       43         Transition for Two-Speed Start-up       (INTOSC to HSPLL)       281         Transition for Wake from Idle to Run Mode       44         Transition for Wake from Sleep (HSPLL)       43         Transition from RC_RUN Mode to       9RI_RUN Mode       42
(MCLR Not Tied to VDD, Case 2)       54         Time-out Sequence on Power-up       (MCLR Tied to VDD, VDD Rise TPWRT)       54         Timer0 and Timer1 External Clock       366         Transition for Entry to PRI_IDLE Mode       44         Transition for Entry to SEC_RUN Mode       41         Transition for Entry to Sleep Mode       43         Transition for Two-Speed Start-up       (INTOSC to HSPLL)       281         Transition for Wake from Idle to Run Mode       44         Transition for Wake from Sleep (HSPLL)       43         Transition from RC_RUN Mode to       PRI_RUN Mode       42         Transition from SEC_RUN Mode to       PRI_RUN Mode (HSPLL)       41

USART Synchronous Transmission
(Master/Slave)
Timing Diagrams and Specifications
A/D Conversion Requirements
AC Characteristics
Internal RC Accuracy 361
Capture/Compare/PWM Requirements
(All CCP Modules)
CLKO and I/O Requirements
Example SPI Mode Requirements
(Master Mode, CKE = 0)
Example SPI Mode Requirements
(Master Mode, CKE = 1)
Example SPI Mode Requirements
(Slave Mode, CKE = 0)
Example SPI Slave Mode Requirements
(CKE = 1)
External Clock Requirements
I <sup>2</sup> C Bus Data Requirements (Slave Mode)
I <sup>2</sup> C Bus Start/Stop Bits Requirements
(Slave Mode)
Master SSP I <sup>2</sup> C Bus Data Requirements
Master SSP I <sup>2</sup> C Bus Start/Stop Bits
Requirements
PLL Clock
Reset, Watchdog Timer, Oscillator
Start-up Timer, Power-up Timer and
Brown-out Reset Requirements
Timer0 and Timer1 External
Clock Requirements
USART Synchronous Receive
Requirements
USART Synchronous Transmission
Requirements
Top-of-Stack Access
TRISE Register
PSPMODE Bit
TSTFSZ
Two-Speed Start-up
Two-Word Instructions
Example Cases 68
TXSTA1 Register
BRGH Bit 213
TXSTA2 Register
BRGH Bit 234
V
-
Voltage Reference Specifications
\A/

# W

Watchdog Timer (WDT)	
Associated Registers	-
Control Register	
During Oscillator Failure	
Programming Considerations	
WCOL	
WCOL Status Flag	197, 198, 199, 202
WWW, On-Line Support	5

## Х

XORLW	 327
XORWF .	 328

## **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

### Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada and

1-480-792-7302 for the rest of the world.

042003

# READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
Fror	rom: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Арр	lication (optional):					
Wou	Ild you like a reply?YN					
Dev	Device: PIC18F6310/6410/8310/8410 Literature Number: DS39635A					
Questions:						
1.	What are the best features of this do	cument?				
2.	How does this document meet your	hardware and software development needs?				
3.	3. Do you find the organization of this document easy to follow? If not, why?					
4.	4. What additions to the document do you think would enhance the structure and subject?					
5.	5. What deletions from the document could be made without affecting the overall usefulness?					
0.						
·						
6.	Is there any incorrect or misleading i	nformation (what and where)?				
7.	How would you improve this docume	ent?				

# PIC18F6310/6410/8310/8410 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X <u>XX XXX</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC18LF6410-I/PT 301 = Industrial temp., TQFP package, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18F8410-I/PT = Industrial temp., TQFP</li> </ul>
Device	$\begin{array}{l} PIC18F6310/6410/8310/8410^{(1)} \\ PIC18F6310/6410/8310/8410T^{(2)}; \\ VDD \ range \ 4.2 V \ to \ 5.5 V \\ PIC18LF6310/6410/8310/8410^{(1)} \\ PIC18LF6310/6410/8310/8410T^{(2)}; \\ VDD \ range \ 2.0 V \ to \ 5.5 V \end{array}$	<ul> <li>c) PIC18F8410-E/PT = Industratemp., TQFP</li> <li>package, normal VDD limits.</li> <li>c) PIC18F8410-E/PT = Extended temp., TQFP</li> <li>package, normal VDD limits.</li> </ul>
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack)	Note 1: F = Standard Voltage Range LF = Wide Voltage Range
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	2: T = in tape and reel



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: www.microchip.com

#### Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

#### Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

#### China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

#### China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

#### China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033. China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571 China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India

**Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany

#### Steinheilstrasse 10

D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

## Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781 Netherlands

#### Waegenburghtplein 4

NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom

#### 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/28/04