

PIC12F635/PIC16F636 Data Sheet

8/14-Pin Flash-Based,8-Bit CMOS Microcontrollers with nanoWatt Technology

* 8-bit, 8-pin Devices Protected by Microchip's Low Pin Count Patent: U.S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.

© 2004 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart and rfPIC are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartShunt and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, Select Mode, SmartSensor, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002 Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



8/14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

High-Performance RISC CPU

- Only 35 instructions to learn:
 - All single-cycle instructions except branches
- Operating speed:
 - DC 20 MHz oscillator/clock input
- DC 200 ns instruction cycle
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes

Special Microcontroller Features

- Precision Internal Oscillator:
 - Factory calibrated to ±1%
 - Software selectable frequency range of 8 MHz to 31 kHz
 - Software tunable
 - Two-Speed Start-up mode
 - Oscillator crystal fail detect for critical applications
 - Clock mode switching during operation for power savings
- Power-saving Sleep mode
- Wide operating voltage range (2.0V-5.5V)
- Industrial and Extended Temperature range
- Power-on Reset (POR)
- Wake-up Reset (WUR)
- Independent weak pull-up/pull-down resistors
- Programmable Low-Voltage Detect (PLVD)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- · Brown-out Detect (BOD) with software control option
- Enhanced Low-Current Watchdog Timer (WDT) with on-chip oscillator (software selectable nominal 268 seconds with full prescaler) with software enable
- Multiplexed Master Clear with pull-up/input pin
- Programmable code protection (program and data independent)
- High-Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM Retention: > 40 years

Low-Power Features


- Standby Current:
 - 1 nA @ 2.0V, typical
- Operating Current:
 - 8.5 μA @ 32 kHz, 2.0V, typical
 - 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
 - 1 μA @ 2.0V, typical

Peripheral Features

- 6/12 I/O pins with individual direction control:
 - High-current source/sink for direct LED drive
 - Interrupt-on-pin change
 - Individually programmable weak pull-ups/ pull-downs
 - Ultra Low-Power Wake-up
- Analog comparator module with:
 - Up to two analog comparators
 - Programmable on-chip voltage reference (CVREF) module (% of VDD)
 - Comparator inputs and outputs externally accessible
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator if INTOSC mode selected
- KEELOQ[®] compatible hardware Cryptograhic module
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins

Device	Program Memory	Data	Memory	Digital I/O	Comparators	Timers 8/16-bit	
	Flash (words)	SRAM (bytes)	EEPROM (bytes)	Digital I/O	Comparators		
PIC12F635	1024	64	128	6	1	1/1	
PIC16F636	2048	128	256	12	2	1/1	

Pin Diagrams



- Note 1: Therefore, any references to PORTA, RAn, TRISA and TRISAn also refer to GPIO, GPn, TRISIO and TRISIOn.
 - 2: Additional information on I/O ports may be found in the "PICmicro[®] Mid-Range MCU Family Reference Manual" (DS33023).

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	9
3.0	Clock Sources	
4.0	I/O Ports	35
5.0	Timer0 Module	49
6.0	Timer1 Module with Gate Control	52
7.0	Comparator Module	
8.0	Programmable Low-Voltage Detect (PLVD) Module	67
9.0	Data EEPROM Memory	
10.0	Cryptographic Module	
11.0	Special Features of the CPU	75
12.0	Instruction Set Summary	95
13.0	Development Support	105
14.0	Electrical Specifications	111
15.0	DC and AC Characteristics Graphs and Tables	128
16.0	Packaging Information	130
On-Li	ne Support	138
Syste	ms Information and Upgrade Hot Line	138
	er Response	
	ndix A: Data Sheet Revision History	
	Ict Identification System	
	lwide Sales and Service	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 **DEVICE OVERVIEW**

This document contains device specific information for the PIC12F635/PIC16F636 devices. Additional information may be found in the "PICmicro® Mid-Range MCU Family Reference Manual" (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The reference manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC12F635/PIC16F636 devices are covered by this data sheet. They are available in 8/14-pin packages. Figure 1-1 shows a block diagram of the PIC12F635/PIC16F636 devices. Table 1-1 shows the pinout description.





FIGURE 1-1:





DD P5/T1CKI/OSC1/CLKIN		Туре	Туре	Description
P5/T1CKI/OSC1/CLKIN	Vdd	D		Power supply for microcontroller.
	GP5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on change. Individually enabled pull-up/pull-down.
	T1CKI	ST	—	Timer1 clock.
	OSC1	XTAL	—	XTAL connection.
	CLKIN	ST	_	Tosc reference clock.
P4/T1G/OSC2/CLKOUT	GP4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up/pull-down.
	T1G	ST	_	Timer1 gate.
	OSC2	_	XTAL	XTAL connection.
	CLKOUT	—	CMOS	Tosc/4 reference clock.
P3/MCLR/Vpp	GP3	TTL	—	General purpose input. Individually controlled interrupt-on-change.
	MCLR	ST	_	Master Clear Reset. Pull-up enabled when configured as MCLR.
	Vpp	ΗV		Programming voltage.
P2/T0CKI/INT/C1OUT	GP2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T0CKI	ST	_	External clock for Timer0.
	INT	ST		External interrupt.
	C1OUT	_	CMOS	Comparator 1 output.
P1/C1IN-/ICSPCLK	GP1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	C1IN-	AN	—	Comparator 1 input – negative.
	ICSPCLK	ST	—	Serial programming clock.
iP0/C1IN+/ICSPDAT/ULPWU	GP0	TTL	_	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin.
	C1IN+	AN	—	Comparator 1 input – positive.
	ICSPDAT	TTL	CMOS	Serial programming data I/O.
	ULPWU	AN	_	Ultra Low-Power Wake-up input.
SS	Vss	D	—	Ground reference for microcontroller.

PIC12E635 PINOLIT DESCRIPTIONS

TTL = TTL compatible input

XTAL = Crystal

TABLE 1-2: PIC16F636 PINOUT DESCRIPTIONS

Name	Function	Input Type	Output Type	Description
Vdd	Vdd	D	—	Power supply for microcontroller.
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	T1CKI	ST		Timer1 clock.
	OSC1	XTAL		XTAL connection.
	CLKIN	ST		Tosc reference clock.
RA4/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	T1G	ST	_	Timer1 gate.
	OSC2		XTAL	XTAL connection.
	CLKOUT		CMOS	Tosc/4 reference clock.
RA3/MCLR/Vpp	RA3	TTL	—	General purpose input. Individually controlled interrupt-on-change.
	MCLR	ST		Master Clear Reset. Pull-up enabled when configured as MCLR.
	Vpp	ΗV		Programming voltage.
RC5	RC5	TTL	CMOS	General purpose I/O.
RC4/C2OUT	RC4	TTL	CMOS	General purpose I/O.
	C2OUT		CMOS	Comparator 2 output.
RC3	RC3	TTL	CMOS	General purpose I/O.
RC2	RC2	TTL	CMOS	General purpose I/O.
RC1/C2IN-	RC1	TTL	CMOS	General purpose I/O.
	C2IN-	AN	—	Comparator 1 input – negative.
RC0/C2IN+	RC0	TTL	CMOS	General purpose I/O.
	C2IN+	AN	—	Comparator 1 input – positive.
RA2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	T0CKI	ST	—	External clock for Timer0.
	INT	ST	—	External interrupt.
	C10UT	—	CMOS	Comparator 1 output.
RA1/C1IN-/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	C1IN-	AN	—	Comparator 1 input – negative.
	ICSPCLK	ST	—	Serial programming clock.
RA0/C1IN+/ICSPDAT/ULPWU	RA0	TTL	_	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down Selectable Ultra Low-Power Wake-up pin.
	C1IN+	AN	—	Comparator 1 input – positive.
	ICSPDAT	TTL	CMOS	Serial programming data I/O.
	ULPWU	AN	—	Ultra Low-Power Wake-up input.
Vss	Vss	D		Ground reference for microcontroller.

HV = High Voltage TTL = TTL compatible input

XTAL = Crystal

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC12F635/PIC16F636 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first $1K \times 14$ (0000h-03FFh for the PIC12F635) and $2K \times 14$ (0000h-07FFh for the PIC16F636) is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first $2K \times 14$ space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are GPRs, implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. RP0 (Status<5>) is the bank select bit.

TABLE 2-1:	BANK SELECTION

RP0	RP1	Bank
0	0	0
1	0	1
0	1	2
1	1	3

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK OF THE PIC12F635





FIGURE 2-2: PROGRAM MEMORY MAP AND STACK OF THE PIC16F636



2.2.1 GENERAL PURPOSE REGISTER

The register file is organized as 64 x 8 for the PIC12F635 and 128 x 8 for the PIC16F636. Each register is accessed, either directly or indirectly, through the File Select Register, FSR (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Figure 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-3: PIC12F635 SPECIAL FUNCTION REGISTERS

	File Address		File Address		File Address		File Addres
Indirect addr. ⁽¹⁾	00h	Indirect addr.(1)	80h		100h		180h
TMR0	01h	OPTION_REG	81h		101h		181h
PCL	02h	PCL	82h		102h		182h
STATUS	03h	STATUS	83h		103h		183h
FSR	04h	FSR	84h		104h		184h
GPIO	05h	TRISIO	85h	Accesses	105h	Accesses	185h
	06h		86h	00h-0Bh	106h	80h-8Bh	186h
	07h		87h		107h		187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah		10Ah		18Ah
INTCON	0Bh	INTCON	8Bh		10Bh		18Bh
PIR1	0Ch	PIE1	8Ch		10Ch		18Ch
	0Dh		8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h	CRCON	110h		190h
	11h		91h	CRDAT0	111h		191h
	12h		92h	CRDAT1	112h		192h
	13h		93h	CRDAT2	113h		193h
	14h	LVDCON	94h	CRDAT3	114h		194h
	15h	WPUDA	95h	CRDATS	115h		195h
	16h	IOCA	96h		116h		195h
	17h	WDA	97h		117h		197h
WDTCON	18h	WDA	98h		118h		1971 198h
CMCON0	19h	VRCON	99h		119h		199h
CMCON0 CMCON1	1Ah	EEDAT	9Ah		11Ah		19Ah
CINCONT	1Bh	EEADR	9Bh		11Bh		19Bh
	1Ch	EECON1	9Ch		11Ch		19Ch
	1Dh	EECON2 ⁽¹⁾	9Dh		11Dh		19Dh
	1Eh		9Eh		11Eh		19Eh
	1Fh		9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
	3Fh						
	40h						
General							
Purpose Register			EFh		16Fh		1EFh
64 Bytes		Accesses	F0h	Accesses	170h	Accesses	1F0h
Bank 0	7Fh	70h-7Fh Bank 1	FFh	70h-7Fh Bank 2	17Fh	Bank 0 Bank 3	1FFh
-							

	File Address		File Address		File Address		File Address
Indirect addr. ⁽¹⁾	00h	Indirect addr. (1)	80h		100h		180h
TMR0	01h	OPTION_REG	81h		101h		181h
PCL	02h	PCL	82h		102h		182h
STATUS	03h	STATUS	83h		103h		183h
FSR	04h	FSR	84h		104h		184h
PORTA	05h	TRISA	85h	Accesses	105h	Accesses	185h
	06h		86h	00h-0Bh	106h	80h-8Bh	186h
PORTC	07h	TRISC	87h		107h		187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah		10Ah		18Ah
INTCON	0Bh	INTCON	8Bh		10Bh		18Bh
PIR1	0Ch	PIE1	8Ch		10Ch		18Ch
	0Dh		8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h	CRCON	110h		190h
	11h		91h	CRDAT0 ⁽¹⁾	111h		191h
	12h		92h	CRDAT1 ⁽¹⁾	112h		192h
	13h		93h	CRDAT2 ⁽¹⁾	113h		193h
	14h	LVDCON	94h	CRDAT3 ⁽¹⁾	114h		194h
	15h	WPUDA	95h		115h		195h
	16h	IOCA	96h		116h		196h
	17h	WDA	97h		117h		197h
WDTCON	18h		98h		118h		198h
CMCON0	19h	VRCON	99h		119h		199h
CMCON1	1Ah	EEDAT	9Ah		11Ah		19Ah
	1Bh	EEADR	9Bh		11Bh		19Bh
	1Ch	EECON1	9Ch		11Ch		19Ch
	1Dh	EECON2 ⁽¹⁾	9Dh		11Dh		19Dh
	1Eh		9Eh		11Eh		19Eh
	1Fh		9Fh		11Fh		19Fh
General Purpose Register	20h	General Purpose Register 32 Bytes	A0h BFh C0h		120h		1A0h
96 Bytes			EFh		16Fh		1EFh
		Accesses	F0h	Accesses	170h	Accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	Bank 0	1FFh
Bank 0		Bank 1		Bank 2		Bank 3	

© 2004 Microchip Technology Inc.

TABLE 2-2: PIC12F635 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0												
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾	
Bank	0											
00h	INDF		dressing this location uses contents of FSR to address data memory xxxx xxx bt a physical register)									
01h	TMR0	Timer0 Mo	odule's Reg	gister						xxxx xxxx	uuuu uuuu	
02h	PCL	Program (Counter's (PC) Least	Significant l	Byte				0000 0000	0000 0000	
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
04h	FSR	Indirect Da	ata Memor	y Address	Pointer	•				xxxx xxxx	uuuu uuuu	
05h	GPIO	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xx00	uu uu00	
06h	_	Unimplem	ented							_	_	
07h		Unimplem	ented							_	_	
08h	_	Unimplem	ented							_	_	
09h		Unimplem	ented							_	_	
0Ah	PCLATH	—	_	_	Write Buffe	er for upper	5 bits of Pr	ogram Coui	nter	0 0000	0 0000	
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽²⁾	0000 0000	0000 0000	
0Ch	PIR1	EEIF	LVDIF	CRIF	—	C1IF	OSFIF	_	TMR1IF	000- 00-0	000-00-0	
0Dh	—	Unimplem	ented							—	_	
0Eh	TMR1L	Holding R	egister for	the Least S	Significant E	Byte of the 1	6-bit TMR1			xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding R	egister for	the Most S	ignificant B	yte of the 10	6-bit TMR1			xxxx xxxx	uuuu uuuu	
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000 0000	uuuu uuuu	
11h		Unimplem	ented			•				_	_	
12h	—	Unimplem	ented							—	_	
13h		Unimplem	ented							_	_	
14h		Unimplem	ented							_	_	
15h	_	Unimplem	ented							—	_	
16h	_	Unimplem	ented							—	_	
17h		Unimplem	ented							_	_	
18h	WDTCON	—	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	0 1000	
19h	CMCON0	—	C1OUT	_	C1INV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000	
1Ah	CMCON1	—	—	—	—	—	—	T1GSS	CMSYNC	10	10	
1Bh		Unimplem	ented							—	_	
1Ch	_	Unimplem	ented								—	
1Dh	_	Unimplem	ented									
1Eh	_	Unimplem	ented							_	_	
1Fh		Unimplem	ented								—	
	argend: $-$ - Unimplemented locations read as '0' u - unchanged v - unknown, α - value depends on condition											

TABLE 2-2: PIC12F635 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

IADL	.E 2-3: P	10121 0.	JJ JF LC			LOIST			DAINT	T	
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank '	1										
80h	INDF		ng this loca /sical regist		ontents of	FSR to ad	dress data	memory		XXXX XXXX	XXXX XXXX
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program	Counter's (PC) Least	Significant	Byte				0000 0000	0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect D	ata Memor	y Address	Pointer					xxxx xxxx	uuuu uuuu
85h	TRISIO	—	—	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
86h	_	Unimplem	nented							_	_
87h	_	Unimplem	nented							_	_
88h	_	Unimplem	nented							_	_
89h		Unimplem	nented							—	_
8Ah	PCLATH	_	_	_	Write Buff	er for uppe	er 5 bits of	Program C	ounter	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽³⁾	0000 0000	0000 0000
8Ch	PIE1	EEIE	LVDIE	CRIE	_	C1IE	OSFIE	_	TMR1IE	000- 00-0	000- 00-0
8Dh	—	Unimplem	nented							—	—
8Eh	PCON	_	_	ULPWUE	SBODEN	WUR	_	POR	BOD	01 q-qq	Ou u-uu
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 x000
90h	OSCTUNE	_	_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
91h	—	Unimplem	nented							—	—
92h	—	Unimplem	nented							—	—
93h	_	Unimplem	nented							—	_
94h	LVDCON	_		IRVST	LVDEN		LVDL2	LVDL1	LVDL0	00 -000	00 -000
95h	WPUDA ⁽²⁾	—		WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
	IOCA	_		IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	WDA ⁽²⁾	_		WDA5	WDA4		WDA2	WDA1	WDA0	11 -111	11 -111
9Bh	—	Unimplem	nented							—	—
99h	VRCON	VREN		VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Ch	EECON1	—		_		WRERR	WREN	WR	RD	x000	d000
9Dh	EECON2	EEPROM	Control Re	egister 2 (n	ot a physic	al register	r)				
9Eh	_	Unimplem	nented							—	_
9Fh		Unimplem	nented							_	—

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: GP3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset, but will set again if the mismatch exists.

TABLE 2-4: PIC16F636 SPECIAL FUNCTION REGISTERS SUMMARY BANK U												
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾	
Bank (0											
00h	INDF		dressing this location uses contents of FSR to address data memory xxxx xxxx t a physical register)									
01h	TMR0	Timer0 M	odule's Re	gister						xxxx xxxx	uuuu uuuu	
02h	PCL	Program	Counter's	(PC) Least	Significant	Byte				0000 0000	0000 0000	
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
04h	FSR	Indirect D	ata Memo	ry Address	Pointer	•	•			xxxx xxxx	uuuu uuxx	
05h	PORTA	_	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xx00	uu uu00	
06h	_	Unimplen	nented			•	•			—	_	
07h	PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xx00	uu uu00	
08h	_	Unimplen	nented							_		
09h		Unimplen	nented							_		
0Ah	PCLATH	_	_	_	Write Buffe	er for upper	5 bits of Pro	ogram Cour	nter	0 0000	0 0000	
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽²⁾	0000 0000	0000 0000	
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF		TMR1IF	0000 00-0	0000 00-0	
0Dh	_	Unimplen	nented							_	_	
0Eh	TMR1L	Holding F	Register for	the Least \$	Significant E	Byte of the 1	6-bit TMR1			xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding F	Register for	the Most S	ignificant B	yte of the 1	6-bit TMR1			xxxx xxxx	uuuu uuuu	
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu	
11h	_	Unimplen	nented							_	_	
12h	_	Unimplen	nented							_	_	
13h	_	Unimplen	nented							—	_	
14h	_	Unimplen	nented							—	_	
15h		Unimplen	nented							—	_	
16h	_	Unimplen	nented							—	—	
17h	_	Unimplen	nented							—	—	
18h	WDTCON	_	_	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	0 1000	
19h	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000	
1Ah	CMCON1	_	_		_	_	_	T1GSS	C2SYNC	10	10	
1Bh	_	Unimplen	nented							_	_	
1Ch	_	Unimplen	nented							_	—	
1Dh		Unimplen	nented								_	
1Eh	_	Unimplen	nented							_	_	
1Fh	—	Unimplen	nented							_	_	

TABLE 2-4: PIC16F636 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank	1										
80h	INDF		g this locat sical regist		ontents of F	SR to add	dress data	memory		XXXX XXXX	xxxx xxxx
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program C	ogram Counter's (PC) Least Significant Byte								0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect Da	direct Data Memory Address Pointer							xxxx xxxx	uuuu uuuu
85h	TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
86h	_	Unimplem	implemented							_	_
87h	TRISC	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
88h	_	Unimplem	implemented							_	_
89h	_	Unimplem	implemented								_
8Ah	PCLATH	—	_	—	Write Buffe	er for uppe	er 5 bits of	Program C	ounter	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽³⁾	0000 0000	0000 0000
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE		TMR1IE	0000 00-0	0000 00-0
8Dh	_	Unimplem	ented							—	—
8Eh	PCON	_		ULPWUE	SBODEN	WUR	_	POR	BOD	01 q-qq	Ou u-uu
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 x000
90h	OSCTUNE	_	_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
91h	_	Unimplem	ented							_	—
92h	_	Unimplem	ented								_
93h	_	Unimplem	ented								_
94h	LVDCON	_	_	IRVST	LVDEN	_	LVDL2	LVDL1	LVDL0	00 -000	00 -000
95h	WPUDA ⁽²⁾	_	_	WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	WDA ⁽²⁾	—		WDA5	WDA4	_	WDA2	WDA1	WDA0	11 -111	11 -111
9Bh	_	Unimplem	ented							—	—
99h	VRCON	VREN		VRR		VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Ch	EECON1	—	_	—	—	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2	EEPROM	Control Re	egister 2 (no	ot a physica	al register))	•	•		
9Eh		Unimplem	Unimplemented							—	—
9Fh	_	Unimplemented								_	_

TABLE 2-5:	PIC16F636 SPECIAL	FUNCTION REGISTERS	SUMMARY BANK 1

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation..

2: RA3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank 2	Bank 2										
10Ch	_	Unimpleme	Inimplemented								—
10Dh	_	Unimpleme	Jnimplemented								—
10Eh	_	Unimpleme	Jnimplemented								—
10Fh	_	Unimpleme	Unimplemented								—
110h	CRCON	GO/DONE	ENC/DEC	—	-	_	_	CRREG1	CRREG0	0000	0000
111h	CRDAT0	Cryptograp	hic Data Re	gister 0						0000 0000	0000 0000
112h	CRDAT1	Cryptograp	hic Data Re	gister 1						0000 0000	0000 0000
113h	CRDAT2	Cryptograp	hic Data Re	gister 2						0000 0000	0000 0000
114h	CRDAT3	Cryptograp	Cryptographic Data Register 3								0000 0000
115h	—	Unimpleme	Unimplemented								—
116h	_	Unimplemented								_	—

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2.2.2.1 Status Register

The Status register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- the Reset status
- the bank select bits for data memory (SRAM)

The Status register can be the destination for any instruction, like any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and PD bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as $000u \ uluu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see Section 12.0 "Instruction Set Summary".

Note 1: The <u>C</u> and <u>DC</u> bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS – STATUS REGISTER (ADDRESS: 03h OR 83h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x						
	IRP	RP1	RP0	TO	PD	Z	DC	С						
	bit 7							bit 0						
bit 7	•	ster Bank Se		d for indirect	addressing)								
		2, 3 (100h-1F), 1 (00h-FFI	,											
bit 6-5	RP<1:0>:	Register Bai	nk Select bit	s (used for c	direct addres	ssing)								
	11 = Bank 3 (180h-1FFh)													
	10 = Bank 2 (100h-17Fh) 01 = Bank 1 (80h-FFh)													
	01 = Bank 1 (80n-FFn) 00 = Bank 0 (00h-7Fh)													
	Each bank	Each bank is 128 bytes.												
bit 4	TO: Time-	TO: Time-out bit												
	•	ower-up, CL T time-out oc		ction or SLE	EP instructio	n								
bit 3	PD: Powe	r-down bit												
		ower-up or t ecution of the			n									
bit 2	Z: Zero bit													
		sult of an ari		•										
L:4		sult of an ari		•										
bit 1		$\frac{1}{10000000000000000000000000000000000$			LW, SUBWF I	nstructions)								
		y-out from th			e result occu	rred								
		ry-out from t												
bit 0	C: Carry/b	orrow bit (AI	DWF, ADDLW	, SUBLW, SU	BWF instruc	ctions)								
		y-out from th												
	0 = NO Cal	ry-out from t	ne wost Sig	nincant dit 0	in the result (occurred								
	Note:													

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

2.2.2.2 **Option Register**

The Option register is a readable and writable register which contains various control bits to configure:

- TMR0/WDT prescaler
- External RA2/INT interrupt
- TMR0
- Weak pull-up/pull-downs on PORTA

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting the PSA bit to '1' (OPTION_REG<3>). See Section 5.4 "Prescaler".

REGISTER

R/W-	1 R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W				
RAPL	J INTEDG	TOCS	TOSE	PSA	PS2	PS1	PSC				
bit 7							ł				
RAPU:	RAPU: PORTA Pull-up/Pull-down Enable bit										
	RTA pull-ups/pu RTA pull-ups/pu			/ individual p	oort latch va	lues					
INTED	INTEDG: Interrupt Edge Select bit										
	rrupt on rising e	•	•								
T0CS:	TOCS: TMR0 Clock Source Select bit										
	1 = Transition on RA2/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)										
T0SE:	T0SE: TMR0 Source Edge Select bit										
	1 = Increment on high-to-low transition on RA2/T0CKI pin 0 = Increment on low-to-high transition on RA2/T0CKI pin										
	PSA: Prescaler Assignment bit										
1 = Pre	 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module 										
	PS<2:0>: Prescaler Rate Select bits										
Bit Val	ue TMR0 Rate	WDT Rate									
000 001 010 011 100	1:2 1:4 1:8 1:16 1:32	1:1 1:2 1:4 1:8 1:16									
101 110 111	1 : 64 1 : 128 1 : 256	1 : 32 1 : 64 1 : 128									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON – INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

								,			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	GIE	PEIE	TOIE	INTE	RAIE ⁽¹⁾	T0IF ⁽²⁾	INTF	RAIF ⁽³⁾			
	bit 7							bit 0			
bit 7	GIE: Globa	•		-							
	 Enables all unmasked interrupts Disables all interrupts 										
bit 6		-	upt Enable b	oit							
	1 = Enables	s all unmask	ked peripher eral interrupt	al interrupts	5						
bit 5			nterrupt Ena								
bit 5		s the TMR0	•								
bit 4											
	1 = Enables the RA2/INT external interrupt										
h:4 0	 0 = Disables the RA2/INT external interrupt RAIE: PORTA Change Interrupt Enable bit⁽¹⁾ 										
bit 3			Interrupt Er A change int								
			A change in								
bit 2			nterrupt Flag	-							
	1 = TMR0 r	egister has	overflowed	(must be cle	eared in soft	ware)					
		•	not overflow								
bit 1			al Interrupt F	•			,				
			nal interrupt nal interrupt	•	nust be cleai ur	red in softw	are)				
bit 0			Interrupt Fla								
	1 = When a	at least one	of the PORT	Ā <5:0> pir	is changed s	tate (must l	be cleared in	software)			
	0 = None o	f the PORTA	A <5:0> pins	have chan	ged state						
	Note 1:	IOCA regis	ter must als	o be enable	d.						
	2:		set when Tir d before cle		ver. Timer0 i)IF bit.	s unchange	ed on Reset	and should			
	3:				t the previou			RAIF bit will			
		be cleared	upon Keset	but will set	again if the r	nismatch ex	KISIS.				
	Legend:										
	R = Readal	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'			
			(4) 5				D ' ' '				

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.4 **PIE1** Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4:	PIE1 — PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0			
	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE			
	bit 7 b										
bit 7	EEIE: EE Write Complete Interrupt Enable bit										
	 1 = Enables the EE write complete interrupt 0 = Disables the EE write complete interrupt 										
bit 6	LVDIE: Low-Voltage Detect Interrupt Enable bit										
	1 = Enables the LVD interrupt0 = Disables the LVD interrupt										
bit 5	CRIE: Cryptographic Interrupt Enable bit										
 1 = Enables the cryptographic interrupt 0 = Disables the cryptographic interrupt 											
bit 4	C2IE: Comparator 2 Interrupt Enable bit ⁽¹⁾										
	 1 = Enables the Comparator 2 interrupt 0 = Disables the Comparator 2 interrupt 										
bit 3	C1IE: Comparator 1 Interrupt Enable bit										
	 1 = Enables the Comparator 1 interrupt 0 = Disables the Comparator 1 interrupt 										
bit 2	OSFIE: Oscillator Fail Interrupt Enable bit										
		es the oscillates the		•							
bit 1	Unimplem	ented: Rea	d as '0'								
bit 0	TMR1IE: T	ïmer1 Interr	upt Enable b	oit							
	1 = Enables the Timer1 interrupt0 = Disables the Timer1 interrupt										
	Note 1:	PIC16F636	S only.								
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nolemented	bit, read as	'O'			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.5 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 – PERIPHERAL INTERRUPT REQUEST REGISTER 1 (ADDRESS: 0Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	—	TMR1IF
bit 7							bit 0

bit 7	EEIF: EEPROM Write Operation Interrupt Flag bit
	1 = The write operation completed (must be cleared in software)
	0 = The write operation has not completed or has not been started
bit 6	LVDIF: Low-Voltage Detect Interrupt Flag bit
	1 = The supply voltage has crossed selected LVD voltage (must be cleared in software)0 = The supply voltage has not crossed selected LVD voltage
bit 5	CRIF: Cryptographic Interrupt Flag bit
	 1 = The Cryptographic module has completed an operation (must be cleared in software) 0 = The Cryptographic module has not completed an operation or is Idle
bit 4	C2IF: Comparator 2 Interrupt Flag bit ⁽¹⁾
	 1 = Comparator output (C2OUT bit) has changed (must be cleared in software) 0 = Comparator output (C2OUT bit) has not changed
bit 3	C1IF: Comparator 1 Interrupt Flag bit
	1 = Comparator output (C1OUT bit) has changed (must be cleared in software)0 = Comparator output (C1OUT bit) has not changed
bit 2	OSFIF: Oscillator Fail Interrupt Flag bit
	1 = System oscillator failed, clock input has changed INTOSC (must be cleared in software)0 = System clock operating
bit 1	Unimplemented: Read as '0'
bit 0	TMR1IF: Timer1 Interrupt Flag bit
	1 = Timer1 rolled over (must be cleared in software)0 = Timer1 has not rolled over

Note 1: PIC16F636 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PCON Register 2.2.2.6

The Power Control (PCON) register (see Table 11-3) contains flag bits to differentiate between a:

The PCON register also controls the Ultra Low-Power Wake-up and software enable of the $\overline{\text{BOD}}$.

The PCON register bits are shown in Register 2-6.

- Power-on Reset (POR)
- Wake-up Reset (WUR)
- Brown-out Detect (BOD)
- Watchdog Timer Reset (WDT)
- External MCLR Reset


REGISTER 2-6:	PCON – P	OWER C		REGISTER (A	ADDRESS	6: 8Eh)			
	U-0	U-0	R/W-0	R/W-1	R/W-x	U-0	R/W-0	R/W-x	
	_	_	ULPWUE	SBODEN ⁽¹⁾	WUR	_	POR	BOD	
	bit 7							bit 0	
bit 7-6	Unimplem	nented: Rea	ad as '0'						
bit 5	ULPWUE:	Ultra Low-	Power Wake	e-up Enable bi	t				
			Wake-up en Wake-up dis						
bit 4	SBODEN:	Software E	BOD Enable	bit ⁽¹⁾					
	1 = BOD enabled 0 = BOD disabled								
bit 3	WUR: Wal	ke-up Rese	t Status bit						
	 1 = No Wake-up Reset occurred 0 = A Wake-up Reset occurred (must be set in software after a Power-on Reset occurs) 								
bit 2	Unimplemented: Read as '0'								
bit 1	POR: Pow	er-on Rese	et Status bit						
	 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) 								
bit 0	BOD: Brown-out Detect Status bit								
	±		tect occurre ect occurred	d (must be set i	n software a	after a Brow	n-out Detect	occurs)	
	Note 1:		1:0> = 01 in t Detect mo	the Configura	ation Word I	register for S	SBODEN to	control the	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in Figure 2-5 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-5 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *AN556, "Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC12F635/PIC16F636 family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit (Status<7>), as shown in Figure 2-6.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	;clear INDF register
	INCF	FSR	;INC POINTER
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTINUE			;yes continue

FIGURE 2-6: DIRECT/INDIRECT ADDRESSING PIC12F635/PIC16F636



3.0 CLOCK SOURCES

3.1 Overview

The PIC12F635/PIC16F636 has a wide variety of clock sources and selection features to allow it to be used in a wide range of applications, while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the PIC12F635/PIC16F636 clock sources.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Clock Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch to the internal oscillator.

The PIC12F635/PIC16F636 can be configured in one of eight clock modes.

- 1. EC External clock with I/O on RA4.
- 2. LP Low gain crystal or Ceramic Resonator Oscillator mode.
- 3. XT Medium gain crystal or Ceramic Resonator Oscillator mode.
- 4. HS High gain crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on RA4.
- 6. RCIO External Resistor-Capacitor (RC) with I/O on RA4.
- 7. INTOSC Internal oscillator with Fosc/4 output on RA4 and I/O on RA5.
- 8. INTOSCIO Internal oscillator with I/O on RA4 and RA5.

Clock source modes are configured by the FOSC<2:0> bits in the Configuration Word register (see Section 11.0 "Special Features of the CPU"). The internal clock can be generated by two oscillators. The HFINTOSC is a high-frequency calibrated oscillator. The LFINTOSC is a low-frequency uncalibrated oscillator.




FIGURE 3-1: PIC12F635/PIC16F636 CLOCK SOURCE BLOCK DIAGRAM

3.2 Clock Source Modes

Clock source modes can be classified as external or internal.

External clock modes rely on external circuitry for the clock source. Examples are oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC mode) circuits.

Internal clock sources are contained internally within PIC12F635/PIC16F636. The PIC12F635/PIC16F636 has two internal oscillators: the 8 MHz High-Frequency Internal Oscillator (HFINTOSC) and 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

3.3 External Clock Modes

3.3.1 OSCILLATOR START-UP TIMER (OST)

If the PIC12F635/PIC16F636 is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from the OSC1 pin following a Poweron Reset (POR) and the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the PIC12F635/PIC16F636.

When switching between clock sources, a delay is required to allow the new clock to stabilize. Table 3-1 shows oscillator delay examples.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Startup mode can be selected (see Section 3.6 "Two-Speed Clock Start-up Mode").

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 125 kHz-8 MHz	5 μs-10 μs (approx.)
Sleep/POR	EC, RC	DC – 20 MHz	CPU Start-up
LFINTOSC (31 kHz)	EC, RC	DC – 20 MHz	
Sleep/POR	LP, XT, HS	31 kHz-20 MHz	1024 Clock Cycles (OST)
LFINTOSC (31 kHz)	HFINTOSC	125 kHz-8 MHz	1 μs (approx.)


TABLE 3-1: OSCILLATOR DELAY EXAMPLES

3.3.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 pin and the RA5 pin is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC12F635/PIC16F636 design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.





3.3.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to the OSC1 and OSC2 pins (Figure 3-1). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.


XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is better suited to drive resonators with a medium drive level specification, for example, low-frequency AT-cut quartz crystal resonators.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is better suited for resonators that require a high drive setting, for example, high-frequency AT-cut quartz crystal resonators or ceramic resonators.


Figure 3-3 and Figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

FIGURE 3-3:


QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.



CERAMIC RESONATOR OPERATION (XT OR HS MODE)



- **Note 1:** A series resistor (Rs) may be required for ceramic resonators with low drive level.
 - 2: The value of RF varies with the oscillator mode selected (typically between 2 M Ω to 10 M Ω).
 - An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation (typical value 1 MΩ).

3.3.4 EXTERNAL RC MODES

The External Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes, RC and RCIO.

In RC mode, the RC circuit connects to the OSC1 pin. The OSC2/CLKOUT pin outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the RC mode connections.





FIGURE 3-5: **RC MODE**

In RCIO mode, the RC circuit is connected to the OSC1 pin. The OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 4 of PORTA (RA4). Figure 3-6 shows the RCIO mode connections.





The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal threshold voltage. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency or for low CEXT values. The user also needs to take into account variation due to tolerance of external RC components used.

3.4 Internal Clock Modes

The PIC12F635/PIC16F636 has two independent, internal oscillators that can be configured or selected as the system clock source.

- 1. The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user adjusted ±12% via software using the OSCTUNE register (Register 3-1).
- 2. The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at approximately 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select (IRCF) bits.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see Section 3.5 "Clock Switching").

3.4.1 LFINTOSC AND LFINTOSCIO MODES

The LFINTOSC and LFINTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection (FOSC) bits in the Configuration Word register (Register 11-1).

In LFINTOSC mode, the OSC1 pin is available for general purpose I/O. The OSC2/CLKOUT pin outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In LFINTOSCIO mode, the OSC1 and OSC2 pins are available for general purpose I/O.

3.4.2 **HFINTOSC**

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered approximately ±12% via software using the OSCTUNE register (Register 3-1).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF bits (see Section 3.4.4 "Frequency Select Bits (IRCF)").

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz (IRCF \neq 000) as the system clock source (SCS = 1), or when Two-Speed Start-up is enabled (IESO = 1 and IRCF \neq 000).

The HF Internal Oscillator (HTS) bit (OSCCON<2>) indicates whether the HFINTOSC is stable or not.

3.4.2.1 OSCTUNE Register

bit 7-5 bit 4-0

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-1).

The OSCTUNE register has a tuning range of approximately $\pm 12\%$. The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. Due to process variation, the monotonicity and frequency step cannot be specified. When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. The HFINTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

REGISTER 3-1: OSCTUNE – OSCILLATOR TUNING REGISTER (ADDRESS: 90h)

— — TUN4 TUN3 TUN2 TUN1 T bit 7 Unimplemented: Read as '0' TUN TUN4 TUN3 TUN2 TUN1 T bit 7 Unimplemented: Read as '0' TUN TUN4 TUN3 TUN2 TUN1 T bit 7 Unimplemented: Read as '0' TUN T T 01111 = Maximum frequency 01110 = • 00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 = •	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
Unimplemented: Read as '0' TUN<4:0>: Frequency Tuning bits 01111 = Maximum frequency 01110 = • • • 00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 =	TUN0	TUN1	TUN2	TUN3	TUN4	—	—	—
TUN-4:0>: Frequency Tuning bits 01111 = Maximum frequency 01110 = • • 00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 = •	bit 0							bit 7
01111 = Maximum frequency 01110 = • • • • • • • • • • • • • • • • • • •						l as '0'	ented: Read	Unimpleme
01110 = • • 00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 = •						Tuning bits	Frequency	TUN<4:0>:
• • • • • • • •						luency	aximum frec	01111 = M
• 00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 = •								01110 =
• 00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 = •								•
00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 = •								
00000 = Oscillator module is running at the calibrated frequency. 11111 = •								-
11111 = •								
•			uency.	ibrated freq	ng at the ca	iule is runnii	scillator mod	
-								•
•								•
								•
10000 = Minimum frequency						uency	inimum freq	10000 = M

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2004 Microchip Technology Inc.

3.4.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated (approximate) 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). 31 kHz can be selected via software using the IRCF bits (see **Section 3.4.4 "Frequency Select Bits (IRCF)**"). The LFINTOSC is also the clock source for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF = 000) as the system clock source (SCS = 1), or when any of the following are enabled:

- Two-Speed Start-up (IESO = 1 and IRCF = 000)
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The LF Internal Oscillator (LTS) bit (OSCCON<1>) indicates whether the LFINTOSC is stable or not.

3.4.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency Select bits, IRCF<2:0> (OSCCON<6:4>), select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz

Note:	Following any Reset, the IRCF bits are set
	to '110' and the frequency selection is set
	to 4 MHz. The user can modify the IRCF
	bits to select a different frequency.

3.4.5 HFINTOSC AND LFINTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFINTOSC, the new oscillator may already be shut down to save power. If this is the case, there is a 10 μ s delay after the IRCF bits are modified before the frequency selection takes place. The LTS/HTS bits will reflect the current active status of the LFINTOSC and the HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF bits are modified.
- 2. If the new clock is shut down, a 10 μs clock start-up delay is started.
- Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKOUT is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. CLKOUT is now connected with the new clock. HTS/LTS bits are updated as required.
- 6. Clock switch is complete.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and the new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Note: Care must be taken to ensure a valid voltage or frequency selection is chosen. See voltage vs. frequency diagrams (Figure 14-1, Figure 14-2 and Figure 14-3) for more detail.

3.5 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit.

3.5.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit (OSCCON<0>) selects the system clock source that is used for the CPU and peripherals.

When SCS = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (Register 11-1).

When SCS = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF bits. After a Reset, SCS is always cleared.

Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit. The user can monitor the OSTS (OSCCON<3>) to determine the current system clock source.

3.5.2 OSCILLATOR START-UP TIME-OUT STATUS BIT

The Oscillator Start-up Time-out Status (OSTS) bit (OSCCON<3>) indicates whether the system clock is running from the external clock source, as defined by the FOSC bits, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

3.6 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit (OSCCON<3>) to remain clear. When the PIC12F635/PIC16F636 is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see Section 3.3.1 "Oscillator Start-up Timer (OST)"). The OST timer will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit (OSCCON<3>) is set, program execution switches to the external oscillator.

3.6.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO = 1 (CONFIG<10>) Internal/External Switchover bit.
- SCS = 0.
- FOSC configured for LP, XT or HS mode.
- Two-Speed Start-up mode is entered after:
- Power-on Reset (POR) and, if enabled, after PWRT has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

3.6.2 TWO-SPEED START-UP SEQUENCE

The Two-Speed Start-up sequence is listed below.

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF bits (OSCCON<6:4>).
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

3.6.3 CHECKING EXTERNAL/INTERNAL CLOCK STATUS

Checking the state of the OSTS bit (OSCCON<3>) will confirm if the PIC12F635/PIC16F636 is running from the external clock source, as defined by the FOSC bits in the Configuration Word register (Register 11-1) or the internal oscillator.





FIGURE 3-7: TWO-SPEED START-UP

3.7 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate in the event of an oscillator failure. The FSCM can detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired.



The FSCM function is enabled by setting the FCMEN bit in the Configuration Word register (Register 11-1). It is applicable to all external clock options (LP, XT, HS, EC, RC or I/O modes).

In the event of an external clock failure, the FSCM will set the OSFIF bit (PIR1<2>) and generate an oscillator fail interrupt if the OSFIE bit (PIE1<2>) is set. The device will then switch the system clock to the internal oscillator. The system clock will continue to come from the internal oscillator unless the external clock recovers and the Fail-Safe condition is exited. The frequency of the internal oscillator will depend upon the value contained in the IRCF bits (OSCCON<6:4>). Upon entering the Fail-Safe condition, the OSTS bit (OSCCON<3>) is automatically cleared to reflect that the internal oscillator is active and the WDT is cleared. The SCS bit (OSCCON<0>) is not updated. Enabling FSCM does not affect the LTS bit.

The FSCM sample clock is generated by dividing the LFINTOSC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur. Figure 3-8 shows the FSCM block diagram.

On the rising edge of the sample clock, the monitoring latch (CM = 0) will be cleared. On a falling edge of the primary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the sample clock occurs and the monitoring latch is not set, a clock failure has been detected. The assigned internal oscillator is enabled when FSCM is enabled, as reflected by the IRCF.


Note 1:	Two-Speed Start-up is automatically enabled when the Fail-Safe Clock Monitor mode is enabled.
2:	Primary clocks with a frequency of $\leq \sim 488$ Hz will be considered failed by FSCM. A slow starting oscillator can cause an FCSM interrupt.

3.7.1 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, the execution of a SLEEP instruction, or a modification of the SCS bit. While in Fail-Safe condition, the PIC12F635/ PIC16F636 uses the internal oscillator as the system clock source. The IRCF bits (OSCCON<6:4>) can be modified to adjust the internal oscillator frequency without exiting the Fail-Safe condition.



The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.



3.7.2 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired. If the external clock is EC or RC mode, monitoring will begin immediately following these events.

For LP, XT or HS mode, the external oscillator may require a start-up time considerably longer than the FSCM sample clock time or a false clock failure may be detected (see Figure 3-9). To prevent this, the internal oscillator is automatically configured as the system clock and functions until the external clock is stable (the OST has timed out). This is identical to Two-Speed Start-up mode. Once the external oscillator is stable, the LFINTOSC returns to its role as the FSCM source. Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit (OSCCON<3>) to verify the oscillator start-up and system clock switchover has successfully completed.

REGISTER 3-2:	OSCCON – OSCILLATOR CONTROL REGISTER (ADDRESS: 8Fh)							
	U-0	R/W-1	R/W-1	R/W-0	R-1	R-0	R-0	R/W-0
		IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	HTS	LTS	SCS
	bit 7							bit 0
bit 7	Unimpleme	ented: Read	d as '0'					
bit 6-4	IRCF<2:0>	: Nominal In	ternal Oscil	lator Freque	ncy Select b	oits		
	000 = 31 kł	Ηz						
	001 = 125							
	010 = 250							
	011 = 500							
	100 = 1 MH 101 = 2 MH							
	101 = 2 MF 110 = 4 MF							
	111 = 8 MH							
bit 3	OSTS: Osc	illator Start-	up Time-out	Status bit ⁽¹⁾)			
	1 = Device	is running f	rom the exte	ernal system	n clock defin	ed by FOSC	C<2:0>	
	0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)							
bit 2	HTS: HFIN	TOSC (High	Frequency	- 8 MHz to	125 kHz) St	atus bit		
	1 = HFINTOSC is stable							
	0 = HFINTOSC is not stable							
bit 1	LTS: LFINT	OSC (Low	Frequency -	- 31 kHz) Sta	able bit			
	1 = LFINTO	OSC is stabl	е					
	0 = LFINTC	OSC is not s	stable					
bit 0	SCS: Syste	m Clock Se	lect bit					
	1 = Interna	l oscillator is	s used for s	ystem clock				
	0 = Clock s	source defin	ed by FOSC	C<2:0>				

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the oscillator mode or Fail-Safe mode is enabled.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD, WUR	Value on all other Resets
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	—	TMR1IF	0000 00-0	0000 00-0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE	—	TMR1IE	0000 00-0	0000 00-0
8Fh	OSCCON	-	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 x000	-110 x000
90h	OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
2007h ⁽¹⁾	CONFIG	CPD	СР	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_

Legend: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

Note 1: See Register 11-1 for operation of all Configuration Word register bits.

4.0 I/O PORTS

There are as many as twelve general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

4.1 PORTA and the TRISA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 4-4). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 4-1 shows how to initialize PORTA.

Reading the PORTA register (Register 4-3) reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch. RA3 reads '0' when MCLRE = 1.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

Note:	The CMCON0 (19h) register must be ini-
	tialized to configure an analog channel as
	a digital input. Pins configured as analog
	inputs will read '0'.

EXAMPLE 4-1: INITIALIZING PORTA

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTA	;Init PORTA
MOVLW	07h	;Set RA<2:0> to
MOVWF	CMCON0	;digital I/O
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	0Ch	;Set RA<3:2> as inputs
MOVWF	TRISA	;and set RA<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

4.2 Additional Pin Functions

Every PORTA pin on the PIC12F635/PIC16F636 has an interrupt-on-change option and a weak pull-up/pulldown option. RA0 has an Ultra Low-Power Wake-up option. The next three sections describe these functions.

4.2.1 WEAK PULL-UP/PULL-DOWN

Each of the PORTA pins, except RA3, has an internal weak pull-up and pull-down. The WDA bits select either a pull-up or pull-down for an individual port bit. Individual control bits can turn on the pull-up or pull-down. These pull-ups/pull-downs are automatically turned off when the port pin is configured as an output, as an alternate function or on a Power-on Reset, setting the RAPU bit (OPTION_REG<7>). A weak pull-up on RA3 is enabled when configured as MCLR in the Configuration Word register and disabled when high voltage is detected, to reduce current consumption through RA3, while in Programming mode.

Note: PORTA = GPIO TRISA = TRISIO

PIC12F635/PIC16F636

REGISTER 4-1:

U	-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
-	_		WDA5	WDA4	_	WDA2	WDA1	WDA0
bit 7								bit C
6 Unir								
	•	ented: Rea						
		-	ull-down Sele	ection bits				
	•	selected wn selecte	Ч					
		ented: Rea						
	•		ull-down Sele	ection bits				
		selected						
		wn selecte	d					
No	2:	enabled, t (WDA = 1) RA3 pull-u	he pin is in i) and the pin ıp is enabled	down device input mode (is not configu I when the pi	TRIS = 1) ured as an n is config	, the individu analog input ured as MCI	ual WDA bit	is enabled
		Word regis	ster and the o	device is not i	n Program	iming mode.		
Lege	and:							
	Jindi							
	Readab		W = W	ritable bit	U = Unir	nplemented	bit, read as	'0'
	Readab	ole bit at POR		/ritable bit it is set		nplemented is cleared	bit, read as x = Bit is u	
- n =	Readat Value I DA - I	at POR WEAK PL U-0	'1' = B J LL-UP/PUI R/W-1	it is set _L-DOWN D R/W-1	'0' = Bit	N REGISTE	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1
- n = WPU	Readat Value I DA - I	at POR WEAK PL U-0	'1' = B J LL-UP/PUI R/W-1	it is set _L-DOWN D	'0' = Bit	is cleared	x = Bit is u ER (ADDRI	nknown ESS: 95h)
- n =	Readat Value I DA - I	at POR WEAK PL U-0	'1' = B J LL-UP/PUI R/W-1	it is set _L-DOWN D R/W-1	'0' = Bit	N REGISTE	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1 WPUDA0
- n = WPU U- bit 7	Readat Value I DA – V -0	at POR WEAK PL U-0	'1' = B JLL-UP/PUI R/W-1 VPUDA5 ⁽³⁾	it is set _L-DOWN D R/W-1	'0' = Bit	N REGISTE	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1
- n = WPU U- bit 7	Readat Value IDA – V -0 -	at POR WEAK PL U-0 — V ented: Rea	'1' = B JLL-UP/PUI R/W-1 NPUDA5 ⁽³⁾ ad as '0'	it is set LL-DOWN D R/W-1 WPUDA4 ⁽³⁾	'0' = Bit DIRECTIO U-0	N REGISTE R/W-1 WPUDA2	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1 WPUDA0
- n = WPU U- bit 7 Unim WPU 1 = F	Readat Value IDA – 1 -0 - JDA<5: Pull-up/	at POR WEAK PL U-0 	'1' = B JLL-UP/PUI R/W-1 WPUDA5 ⁽³⁾ ad as '0' p/Pull-down [enabled	it is set _L-DOWN D R/W-1	'0' = Bit DIRECTIO U-0	N REGISTE R/W-1 WPUDA2	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1 WPUDA0
- n = WPU U- bit 7 Unim WPU 1 = F 0 = F	Readat Value IDA – V -0 - JDA<5: Pull-up/ Pull-up/	at POR WEAK PL U-0 	'1' = B JLL-UP/PUI R/W-1 WPUDA5 ⁽³⁾ ad as '0' p/Pull-down I enabled disabled	it is set LL-DOWN D R/W-1 WPUDA4 ⁽³⁾	'0' = Bit DIRECTIO U-0	N REGISTE R/W-1 WPUDA2	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1 WPUDA0
- n = - N = U- U- bit 7 6 Unim 4 WPU 1 = F 0 = F Unim	Readat Value IDA – V -0 - JDA<5: Pull-up/ Pull-up/ npleme	at POR WEAK PL U-0 	'1' = B JLL-UP/PUI R/W-1 WPUDA5 ⁽³⁾ ad as '0' p/Pull-down I enabled disabled ad as '0'	it is set L-DOWN D R/W-1 WPUDA4 ⁽³⁾ Direction Sele	⁽⁰⁾ = Bit PIRECTIO U-0 	N REGISTE R/W-1 WPUDA2	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1 WPUDA0
- n = WPU U- bit 7 Unim WPU 1 = F 0 = F Unim WPU	Readat Value IDA – V -0 - JDA<5: Pull-up/ Pull-up/ Pull-up/ JDA<2:	at POR WEAK PL U-0 	'1' = B JLL-UP/PUI R/W-1 WPUDA5 ⁽³⁾ ad as '0' p/Pull-down I enabled disabled ad as '0' p/Pull-down I	it is set LL-DOWN D R/W-1 WPUDA4 ⁽³⁾	⁽⁰⁾ = Bit PIRECTIO U-0 	N REGISTE R/W-1 WPUDA2	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1 WPUDA0
- n = WPU U- bit 7 Unim WPU 1 = F 0 = F Unim WPU 1 = F	Readat Value IDA – V -0 - JDA<5: Pull-up/ Pull-up/ Pull-up/ JDA<2: Pull-up/	at POR WEAK PL U-0 	'1' = B JLL-UP/PUI R/W-1 WPUDA5 ⁽³⁾ ad as '0' p/Pull-down I enabled disabled ad as '0' p/Pull-down I enabled	it is set L-DOWN D R/W-1 WPUDA4 ⁽³⁾ Direction Sele	⁽⁰⁾ = Bit PIRECTIO U-0 	N REGISTE R/W-1 WPUDA2	x = Bit is u ER (ADDRI R/W-1	nknown E SS: 95h) R/W-1 WPUDA0
- n = 	Readat Value IDA – V 0 - JDA<5: Pull-up/ Pull-up/ Pull-up/ Pull-up/ Pull-up/ Pull-up/	at POR WEAK PL U-0 	'1' = B JLL-UP/PUI R/W-1 WPUDA5 ⁽³⁾ ad as '0' p/Pull-down [enabled disabled ad as '0' p/Pull-down [enabled disabled pull-up/pull-do , the pin is in	it is set L-DOWN D R/W-1 WPUDA4 ⁽³⁾ Direction Sele	<pre>'0' = Bit URECTIO U-0 </pre>	n REGISTE R/W-1 WPUDA2	x = Bit is u ER (ADDRI R/W-1 WPUDA1 WPUDA1	AND THE SET OF THE PARTY OF THE PROPERTY OF TH
 - n = 2: WPU U- bit 7 6 Unim 4 WPU 1 = F 0 = F Unim 0 WPU 1 = F 0 = F 	Readat Value IDA – V O O JDA<5: Pull-up/ Pull-up/ Pull-up/ Pull-up/ Pull-up/ Dte 1: 2:	at POR WEAK PL U-0 	'1' = B JLL-UP/PUI R/W-1 WPUDA5 ⁽³⁾ ad as '0' p/Pull-down I enabled disabled ad as '0' p/Pull-down I enabled disabled pull-up/pull-dc , the pin is in = 1) and the p up is enabled	it is set L-DOWN D R/W-1 WPUDA4 ⁽³⁾ Direction Sele Direction Sele Direction Sele	<pre>'0' = Bit URECTIO U-0 </pre>	n REGISTE R/W-1 WPUDA2 WPUDA2	x = Bit is u R/W-1 WPUDA1 WPUDA1	Anknown ESS: 95h) R/W-1 WPUDA0 bit 0 bit 0

WDA – WEAK PULL-UP/PULL-DOWN REGISTER (ADDRESS: 97h)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC12F635/PIC16F636

REGISTER 4-3: PORTA – PORTA REGISTER (ADDRESS: 05h)

U-0	U-0	R/W-x	R/W-x	R-x	R/W-x	R/W-0	R/W-0
—	—	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: RA<5:0>: PORTA I/O pins

1 = Port pin is > VIH

0 = Port pin is < VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 4-4: TRISA – PORTA TRI-STATE REGISTER (ADDRESS: 85h)

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
-	—	TRISA5(2)	TRISA4 ⁽²⁾	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0
bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: TRISA<5:0>: PORTA Tri-State Control bits^(1,2)

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

Note 1: TRISA<3> always reads '1'.

2: TRISA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 $\ensuremath{\textcircled{}^{\circ}}$ 2004 Microchip Technology Inc.

4.2.2 INTERRUPT-ON-CHANGE

Each of the PORTA pins is individually configurable as an interrupt-on-change pin. Control bits, IOCAx, enable or disable the interrupt function for each pin. Refer to Register 4-5. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set the PORTA Change Interrupt Flag bit (RAIF) in the INTCON register (Register 2-3).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTA. This will end the mismatch condition, then
- b) Clear the flag bit RAIF.

A mismatch condition will continue to set flag bit RAIF. Reading PORTA will end the mismatch condition and allow flag bit RAIF to be cleared. The <u>latch</u> holding the last read value is not affected by a MCLR nor BOD Reset. After these Resets, the RAIF flag will continue to be set if a mismatch is present.

Note:	If a change on the I/O pin should occur
	when the read operation is being executed
	(start of the Q2 cycle), then the RAIF
	interrupt flag may not get set.

REGISTER 4-5: IOCA – INTERRUPT-ON-CHANGE PORTA REGISTER (ADDRESS: 96h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		IOCA5 ⁽²⁾	IOCA4 ⁽²⁾	IOCA3 ⁽³⁾	IOCA2	IOCA1	IOCA0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOCA<5:0>:** Interrupt-on-change PORTA Control bits^(2,3)

- 1 = Interrupt-on-change enabled⁽¹⁾
- 0 = Interrupt-on-change disabled
 - Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.
 - 2: IOCA<5:4> always reads '0' in XT, HS and LP Oscillator modes.
 - 3: IOCA<3> is ignored when WUR is enabled and the device is in Sleep mode.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.2.3 ULTRA LOW-POWER WAKE-UP

The Ultra Low-Power Wake-up (ULPWU) on RA0 allows a slow falling voltage to generate an interrupton-change on RA0 without excess current consumption. The mode is selected by setting the ULPWUE bit (PCON<5>). This enables a small current sink which can be used to discharge a capacitor on RA0.

To use this feature, the RA0 pin is configured to output '1' to charge the capacitor, interrupt-on-change for RA0 is enabled and RA0 is configured as an input. The ULPWUE bit is set to begin the discharge and a SLEEP instruction is performed. When the voltage on RA0 drops below VIL, an interrupt will be generated which will cause the device to wake-up. Depending on the state of the GIE bit (INTCON<7>), the device will either jump to the interrupt vector (0004h) or execute the next instruction when the interrupt event occurs. See Section 4.2.2 "Interrupt-on-change" and Section 11.9.3 "PORTA Interrupt" for more information.

This feature provides a low-power technique for periodically waking up the device from Sleep. The timeout is dependent on the discharge time of the RC circuit on RA0. See Example 4-2 for initializing the Ultra Low-Power Wake-up module.

The series resistor provides overcurrent protection for the RAO pin and can allow for software calibration of the timeout (see Figure 4-1). A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The Ultra Low-Power Wake-up peripheral can also be configured as a simple Programmable Low-Voltage Detect or temperature sensor.

Note: For more information, refer to the Application Note AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879).

EXAMPLE 4-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

BCF	STATUS, RPO	
BCF	STATUS, RP1	;
BSF	porta,0	;Set RAO data latch
MOVLW	Н′7′	;Turn off
MOVWF	CMCON0	; comparators
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
BCF	TRISA,0	;Output high to
CALL	CapDelay	; charge capacitor
BSF	PCON,ULPWUE	;Enable ULP Wake-up
BSF	IOCA,0	;Select RA0 IOC
BSF	TRISA,0	;RA0 to input
MOVLW	B'10001000'	;Enable interrupt
MOVWF	INTCON	; and clear flag
SLEEP		;Wait for IOC

4.2.4 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions, such as the comparator, refer to the appropriate section in this data sheet.

Analog Input Mode⁽¹⁾ Vdd Data Bus D Q Weak WR CK Q WPUDA RAPU RD Weak WPUDA Q D WR Q WDA Vdd RD WDA Q \mathbb{K} I/O pin WR PORTA СК Q Vss Vт Q n WR TRISA CK Q IULP RD TRISA Analog Vss Input Mode⁽¹⁾ ULPWUE RD PORTA Q Q D WR Q IOCA ΕN Q3 RD IOCA Interrupt-on-Change D Q ΕN **RD PORTA** Note 1: Comparator mode determines Analog Input mode.

FIGURE 4-1: BLOCK DIAGRAM OF RA0

4.2.4.1 RA0/C1IN+/ICSPDAT/ULPWU

Figure 4-2 shows the diagram for this pin. The RA0 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input to the comparator
- In-Circuit Serial Programming data
- an analog input for the Ultra Low-Power Wake-up

4.2.4.2 RA1/C1IN-/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input to the comparator


In-Circuit Serial Programming clock



4.2.4.3 RA2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2 pin is configurable to function as one of the following:

- a general purpose I/O
- the clock input for TMR0
- an external edge-triggered interrupt
- a digital output from the comparator




© 2004 Microchip Technology Inc.

4.2.4.4 RA3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The RA3 pin is configurable to function as one of the following:

- a general purpose input
- as Master Clear Reset with weak pull-up
- a high-voltage detect for Program mode entry






4.2.4.5 RA4/T1G/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The RA4 pin is configurable to function as one of the following:

- a general purpose I/O
- a TMR1 gate input
- a crystal/resonator connection
- a clock output

FIGURE 4-5: BLOCK DIAGRAM OF RA4




4.2.4.6 RA5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

- a general purpose I/O
- a TMR1 clock input
- a crystal/resonator connection
- · a clock input



BLOCK DIAGRAM OF RA5



Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR,	e on: BOD, UR	all o	e on other sets
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx	xx00	uu	uu00
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000	0000	0000	0000
0Eh	TMR1L	Holding	Register fo	r the Least	Significant	Byte of the	16-bit TM	R1 Registe	r	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	Register fo	r the Most	Significant	Byte of the	16-bit TMF	R1 Register	•	xxxx	xxxx	uuuu	uuuu
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
1Ah	CMCON1	_	_	—	_	_	_	T1GSS	C2SYNC		10		10
19h	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000	0000	0000	0000
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
85h	TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11	1111	11	1111
95h	WPUDA	—	_	WPUDA5	WPUDA4	—	WPUDA2	WPUDA1	WPUDA0	11	-111	11	-111
96h	IOCA	—	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00	0000	00	0000
97h	WDA	—	_	WDA5	WDA4	_	WDA2	WDA1	WDA0	11	-111	11	-111

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

4.3 PORTC

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to comparator. For specific information about individual functions, refer to the appropriate section in this data sheet.

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 4-3: INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTC	;Init PORTC
MOVLW	07h	;Set RC<4,1:0> to
MOVWF	CMCON0	;digital I/O
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

4.3.1 RC0/C2IN+

The RC0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input to the comparator


4.3.2 RC1/C2IN-

The RC1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input to the comparator

FIGURE 4-7:

BLOCK DIAGRAM OF RC0 AND RC1



4.3.3 RC2

The RC2 pin is configurable to function as a general purpose I/O.


4.3.4 RC3

The RC3 pin is configurable to function as a general purpose I/O.

4.3.5 RC5

The RC5 pin is configurable to function as a general purpose I/O.

FIGURE 4-8: BLOCK DIAGRAM OF RC2, RC3 AND RC5




4.3.6 RC4/C2OUT

The RC4 pin is configurable to function as one of the following:

- a general purpose I/O
- a digital output from the comparator





REGISTER 4-6: PORTC – PORTC REGISTER (ADDRESS: 07h)

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0
	—	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: RC<5:0>: PORTC General Purpose I/O Pin bits

1 = Port pin is > VIH

0 = Port pin is < VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 4-7: TRISC – PORTC TRI-STATE REGISTER (ADDRESS: 87h)

ι	J-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
-	_	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7								bit 0

bit 7-6: **Unimplemented**: Read as '0'

bit 5-0: TRISC<5:0>: PORTC Tri-State Control bit

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD, WUR	Value on all other Resets
07h	PORTC		_	RC5	RC4	RC3	RC2	RC1	RC0	xx xx00	uu uu00
19h	CMCON0	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
87h	TRISC	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111

Legend: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

NOTES:

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Note:	Additional information on the Timer0
	module is available in the "PICmicro® Mid-
	Range MCU Family Reference Manual"
	(DS33023).

5.1 Timer0 Operation

Timer mode is selected by clearing the TOCS bit (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin RA2/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION_REG<4>). Clearing the T0SE bit selects the rising edge.

Note:	Counter mode has specific external clock requirements. Additional information on
	these requirements is available in the
	"PICmicro® Mid-Range MCU Family
	Reference Manual" (DS33023).

5.2 Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit (INTCON<2>). The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut off during Sleep.




FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

5.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

REGISTER 5-1: OPTION_REG – OPTION REGISTER (ADDRESS: 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	
	bit 7							bit 0	
bit 7		ORTA Pull-up							
		A pull-ups are A pull-ups are		v individual y	values in the	WPIIDA re	aister		
bit 6				-			giotor		
		INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RA2/T0CKI/INT/C1OUT pin							
		pt on falling	-						
bit 5	TOCS: TM	R0 Clock So	urce Select	bit					
		tion on RA2/		•					
		al instruction	•	````					
bit 4		R0 Source E	•						
		nent on high- nent on low-to							
bit 3		caler Assign	•		., 10010, 1117				
		aler is assign		DT					
		aler is assign			Э				
bit 2-0	PS<2:0>:	Prescaler Ra	ate Select bi	ts					
	Bit Value	TMR0 Rate	WDT Rate	_∋ (1)					
	000	1:2	1:1						
	001 010	1:4 1:8	1:2						
	011	1:16	1:8						
	100								
	101 110	101 1:64 1:32 110 1:128 1:64							
	111								
	Note 1:	Note 1: A dedicated 16-bit WDT postscaler is available for the PIC12F635/PIC16F636. See Section 11.11 "Watchdog Timer (WDT)" for more information.							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this data sheet. The prescaler assignment is controlled in software by the control bit, PSA (OPTION_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS<2:0> bits (OPTION_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, $x \dots etc$.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

5.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 5-1 and Example 5-2) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 5-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		; prescaler
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	b'00101111'	;Required if desired
MOVWF	OPTION_REG	; PS2:PS0 is
CLRWDT		; 000 or 001
		;
MOVLW	b'00101xxx'	;Set postscaler to
MOVWF	OPTION_REG	; desired WDT rate
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 5-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 5-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

;prescaler	
BSF STATUS, RP0 ; Bank 1	
BCF STATUS, RP1 ;	
MOVLW b'xxxx0xxx' ;Select TMR0,	
;prescale, and	
;clock source	
MOVWF OPTION_REG ;	
BCF STATUS, RP0 ; Bank 0	
BCF STATUS, RP1 ;	

TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR		Valu all o Res	
01h	TMR0	Timer0 M	ïmer0 Module Register							xxxx	xxxx	uuuu	uuuu
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000	0000	0000	0000
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
85h	TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11	1111	11	1111

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

6.0 TIMER1 MODULE WITH GATE CONTROL


The PIC12F635/PIC16F636 has a 16-bit timer. Figure 6-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- Readable and writable
- Internal or external clock selection
- Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input
 - Selectable gate source: T1G or C2 output (T1GSS)
 - Selectable gate polarity (T1GINV)
- · Optional LP oscillator

The Timer1 Control register (T1CON), shown in Register 6-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note:	Additional information on timer modules is							
	available in the "PICmicro® Mid-Range							
	MCU Family Reference Manual"							
	(DS33023).							

FIGURE 6-1: TIMER1 ON THE PIC12F635/PIC16F636 BLOCK DIAGRAM



6.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit timer with prescaler
- 16-bit synchronous counter
- 16-bit asynchronous counter

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter and Timer modules, the counter/timer clock can be gated by the Timer1 gate, which can be selected as either the T1G pin or the Comparator 2 output.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be						
	registered by the counter prior to the first						
	incrementing rising edge.						

6.2 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits:


- Timer1 interrupt enable bit (PIE1<0>)
- PEIE bit (INTCON<6>)
- GIE bit (INTCON<7>).

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

FIGURE 6-2:

TIMER1 INCREMENTING EDGE



Timer1 Prescaler

Timer1 has four prescaler options, allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

6.4 Timer1 Gate

6.3

Timer1 gate source is software configurable to be the T1G pin or the output of Comparator 2. This allows the device to directly time external events using T1G or analog events using Comparator 2. See CMCON1 (Register 7-2) for selecting the Timer1 gate source. This feature can simplify the software for many other applications.

Note:	TMR1GE bit (T1CON<6>) must be set to
	use either $\overline{T1G}$ or C2OUT as the Timer1
	gate source. See Register 7-2 for more
	information on selecting the Timer1 gate
	source.

Timer1 gate can be inverted using the T1GINV bit (T1CON<7>), whether it originates from the T1G pin or Comparator 2 output. This configures Timer1 to measure either the active-high or active-low time between events.

REGISTER 6-1:	T1CON -	TIMER1 C	ONTROL	REGISTER	(ADDRES	S: 10h)				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N		
	bit 7							bit 0		
bit 7	T1GINV:	Timer1 Gate	Invert bit ⁽¹⁾							
		1 gate is inv								
		1 gate is not		(2)						
bit 6			te Enable bi	t(2)						
	<u>If TMR10</u> This bit is									
	If TMR10	0								
			ner1 gate is	not active						
	0 = Timer									
bit 5-4			-	k Prescale S	Select bits					
	-	Prescale val								
		Prescale val								
	00 = 1:1 F	Prescale val	he							
bit 3	T1OSCEN: LP Oscillator Enable Control bit									
	If INTOSC without CLKOUT oscillator is active: 1 = LP oscillator is enabled for Timer1 clock									
		cillator is en cillator is off		ner1 clock						
	Else:									
	This bit is	ignored.								
bit 2	T1SYNC:	Timer1 Exte	ernal Clock I	nput Synchr	onization Co	ntrol bit				
	TMR1CS									
	1 = Do not synchronize external clock input 0 = Synchronize external clock input									
	TMR1CS		THAT CIUCK IN	put						
			ner1 uses th	ne internal clo	ock.					
bit 1	TMR1CS:	Timer1 Clo	ck Source S	Select bit						
		nal clock from al clock (Fo	-	n (on the risin	ig edge)					
bit 0	TMR10N	: Timer1 On	bit							
	1 = Enabl									
	0 = Stops	Timer1								
	Note 1:	T1GINV b	it inverts the	e Timer1 gate	e logic, regar	dless of sou	irce.			
	2:			e set to use	either T1G	oin or C2O	UT, as seled	cted by the		

T1GSS bit (CMCON1<1>), as a Timer1 gate source.		
	,	,

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	The CMCON0 (19h) register must be ini-
	tialized to configure an analog channel as
	a digital input. Pins configured as analog
	inputs will read '0'.

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples in the "*PICmicro*® *Mid-Range MCU Family Reference Manual*" (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

6.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 31 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 3-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 bits read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

6.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when set up in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- Timer1 must be on (T1CON<0>)
- TMR1IE bit (PIE1<0>) must be set
- PEIE bit (INTCON<6>) must be set

The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine (0004h) on an overflow. If the GIE bit is clear, execution will continue with the next instruction.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR		POR, BOD,		POR, BOD,		all c	e on other sets
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000	0000	0000	0000				
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	_	TMR1IF	0000	00-0	0000	00-0				
0Eh	TMR1L	Holding F	Register fo	r the Least S	Significant E	Byte of the 1	6-bit TMR′	1 Register		xxxx	xxxx	uuuu	uuuu				
0Fh	Fh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx	xxxx	uuuu	uuuu						
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000	0000	uuuu	uuuu				
1Ah	CMCON1	—	—	_	_	_	—	T1GSS	C2SYNC		10		10				
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE	_	TMR1IE	0000	00-0	0000	00-0				

 TABLE 6-1:
 REGISTERS ASSOCIATED WITH TIMER1

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

7.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with I/O port pins RA0, RA1, RC0 and RC1, while the outputs are multiplexed to pins RA2 and RC4. An onchip Comparator Voltage Reference (CVREF) can also be applied to the inputs of the comparators. The CMCON0 register (Register 7-1) controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 7-4.

Note:	The PIC16F635 has only 1 comparator.						
	The comparator on the PIC16F635						
	behaves like comparator 2 of the						
	PIC16F636.						

REGISTER 7-1: CMCON0 – COMPARATOR CONTROL 0 REGISTER (ADDRESS: 19h)

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	C2OUT ⁽¹⁾	C10UT ⁽²⁾	C2INV ⁽¹⁾	C1INV ⁽²⁾	CIS	CM2	CM1	CM0			
	bit 7			·				bit 0			
bit 7	C2OUT : Co	mparator 2	Output bit ⁽¹⁾)							
	$\frac{\text{When } \text{C2INV} = 0:}{1 = \text{C2 } \text{VIN} + \text{C2 } \text{VIN}}$ 0 = C2 $\text{VIN} + \text{C2 } \text{VIN} -$										
	<u>When C2IN</u> 1 = C2 VIN+ 0 = C2 VIN+	<u>V = 1:</u> - < C2 VIN-									
bit 6	C1OUT : Co	mparator 1	Output bit ⁽²⁾)							
	<u>When C1IN</u> 1 = C1 VIN+ 0 = C1 VIN+	- > C1 VIN-									
	<u>When C1IN</u> 1 = C1 VIN+ 0 = C1 VIN+	<u> V = 1:</u> - < C1 VIN-									
bit 5	C2INV: Con	nparator 2 C	Dutput Inver	sion bit ⁽¹⁾							
	1 = C2 outp 0 = C2 outp		ted								
bit 4	 0 = C2 output not inverted C1INV: Comparator 1 Output Inversion bit⁽²⁾ 										
	1 = C1 outp 0 = C1 outp	out inverted									
bit 3	CIS: Compa	arator Input	Switch bit								
	0 = C1 VIN-	 connects t connects t 	o RA0 o RC0 o RA1								
	When CM< 1 = C1 VIN 0 = C1 VIN	- connects t	o RA0								
bit 2-0	CM<2:0>: Comparator Mode bits										
	Figure 7-4 shows the Comparator modes and CM<2:0> bit settings.										
	Note 1:	PIC16F636	only. Read	s as '0' for P	IC16F635.						
	2:	PIC12F635	bit names a	are COUT ai	nd CINV.						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.1 Comparator Operation

A single comparator is shown in Figure 7-1 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-1 represent the uncertainty due to input offsets and response time.

Note:	To use CIN+ and CIN- pins as analog
	inputs, the appropriate bits must be
	programmed in the CMCON0 (19h)
	register.


The polarity of the comparator output can be inverted by setting the CxINV bits (CMCON0<5:4>). Clearing CxINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 7-1.

TABLE 7-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	CxOUT
VIN- > VIN+	0	0
VIN- < VIN+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0

FIGURE 7-1:


SINGLE COMPARATOR



7.2 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 7-2. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as analog inputs according to the input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.




7.3 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON0 register is used to select these modes. Figure 7-3 and Figure 7-4 show the eight possible modes. The TRISA and TRISC registers control the data direction of the comparator output pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 14.0** "**Electrical Specifications**".


Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.







PIC12F635/PIC16F636









FIGURE 7-6: PIC16F636 COMPARATOR C1 OUTPUT BLOCK DIAGRAM



© 2004 Microchip Technology Inc.

PIC12F635/PIC16F636





REGISTER 7-2: CMCON1 - COMPARATOR CONTROL 1 REGISTER (ADDRESS: 1Ah)

	U-0 U-0 L		U-0	U-0	U-0	U-0	R/W-1	R/W-0					
		_	_	_	_	_	T1GSS	C2SYNC ⁽¹⁾					
	bit 7							bit 0					
bit 7-2: Unimplemented: Read as '0'													
bit 1	T1GSS: Timer1 Gate Source Select bit 1 = Timer1 gate source is T1G pin (RA4 must be configured as digital input) 0 = Timer1 gate source is Comparator 2 output												
bit 0	1 = C2 outp $0 = C2 outp$	out synchroniz	Synchronize b zed with falling onized with T C1SYNC in P	g edge of Tim ïmer1 clock	er1 clock								
	Legend:												
	R = Readab	le bit	W = Wr	itable bit	U = Unimp	plemented bit,	, read as '0'						
- n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unkr													

ΕN CL

Reset

RD CMCON

7.4 Comparator Outputs

The comparator outputs are read through the CMCON0 register. These bits are read-only. The comparator outputs may also be directly output to the RA2 and RC4 I/O pins. When enabled, multiplexers in the output path of the RA2 and RC4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-5 and Figure 7-6 show the output block diagrams for Comparator 1 and 2.

The TRIS bits will still function as an output enable/ disable for the RA2 and RC4 pins while in this mode.

The polarity of the comparator outputs can be changed using the C1INV and C2INV bits (CMCON0<5:4>).

Timer1 gate source can be configured to use the $\overline{T1G}$ pin or Comparator 2 output as selected by the T1GSS bit (CMCON1<1>). This feature can be used to time the duration or interval of analog events. The output of Comparator 2 can also be synchronized with Timer1 by setting the C2SYNC bit (CMCON1<0>). When enabled, the output of Comparator 2 is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, Comparator 2 is latched after the prescaler. To prevent a race condition, the Comparator 2 output is latched on the falling edge of the Timer1 increments on the rising edge of its clock source. See Figure 7-6, Comparator C2 Output Block Diagram and Figure 5-1, Timer1 on the PIC12F635/PIC16F636 Block Diagram for more information.

It is recommended to synchronize Comparator 2 with Timer1 by setting the C2SYNC bit when Comparator 2 is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if Comparator 2 changes during an increment.

7.5 Comparator Interrupts

The comparator interrupt flags are set whenever there is a change in the output value of its respective comparator. Software will need to maintain information about the status of the output bits, as read from CMCON0<7:6>, to determine the actual change that has occurred. The CxIF bits (PIR1<4:3>) are the Comparator Interrupt Flags. These bits must be reset in software by clearing them to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated. The CxIE bits (PIE1<4:3>) and the PEIE bit (INTCON<6>) must be set to enable the interrupts. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CxIF bits will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON0. This will end the mismatch condition.
- b) Clear flag bits CxIF.

A mismatch condition will continue to set flag bits CxIF. Reading CMCON0 will end the mismatch condition and allow flag bits CxIF to be cleared.

Note:	If a change in the CMCON0 register
	(CxOUT) should occur when a read
	operation is being executed (start of the
	Q2 cycle), then the CxIF (PIR1<4:3>)
	interrupt flags may not get set.

7.6 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The VRCON register (Register 7-3) controls the voltage reference module shown in Figure 7-8.

7.6.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.

The following equation determines the output voltages:

EQUATION 7-1:

```
VRR = 1 (low range): CVREF = (VR < 3:0 > /24) \times VDDVRR = 0 (high range):CVREF = (VDD/4) + (VR < 3:0 > x VDD/32)
```

7.6.2 VOLTAGE REFERENCE ACCURACY/ERROR

The voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the comparator voltage reference can be found in **Section 14.0** "**Electrical Specifications**".




FIGURE 7-8: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

7.7 **Comparator Response Time**

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 14-7).

7.8 **Operation During Sleep**

The comparators and voltage reference, if enabled before entering Sleep mode, remain active during Sleep. This results in higher Sleep currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in Sleep mode, turn off the comparator, CM<2:0> = 111 and voltage reference, VRCON < 7 > = 0.

While the comparator is enabled during Sleep, an interrupt will wake-up the device. If the GIE bit (INTCON<7>) is set, the device will jump to the interrupt vector (0004h) and if clear, continues execution with the next instruction. If the device wakes up from Sleep, the contents of the CMCON0, CMCON1 and VRCON registers are not affected.

7.9 Effects of a Reset

A device Reset forces the CMCON0, CMCON1 and VRCON registers to their Reset states. This forces the comparator module to be in the Comparator Reset mode, CM < 2:0 > = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

REGISTER 7-3:

VRCON - VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

						•								
	R/W-0 U-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
	VREN		VRR	—	VR3	VR2	VR1	VR0						
	bit 7													
bit 7	VREN: CV	REF Enable	bit											
	1 = CVREF circuit powered on													
	0 = CVREF circuit powered down, no IDD drain and CVREF = VSS													
bit 6	Unimplemented: Read as '0'													
bit 5	VRR: CVREF Range Selection bit													
	1 = Low ra	nge												
	0 = High ra	ange												
bit 4	Unimplem	ented: Rea	d as '0'											
bit 3-0	VR<3:0>:	CVREF Value	e Selection b	bits $0 \le VR <$:3:0> ≤ 15									
	When VRF	R = 1:												
	CVREF = (\	/R<3:0>/24)	* Vdd											
	When VRF	R = 0:												
	CVREF = V	'dd/4 + (VR<	:3:0>/32) * V	DD										
	Legend:													
	- '													

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 7-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	—	TMR1IF	0000 00-0	0000 00-0
19h	CMCON0	C2OUT ⁽¹⁾	C10UT	C2INV ⁽¹⁾	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
1Ah	CMCON1	—	_		_		_	T1GSS	C2SYNC	10	10
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
87h	TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	0000 00-0	0000 00-0
99h	VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the comparator or comparator voltage reference module.

Note 1: PIC16F636 only.

8.0 PROGRAMMABLE LOW-VOLTAGE DETECT (PLVD) MODULE

The Programmable Low-Voltage Detect module is an interrupt driven supply level detection. The voltage detection monitors the internal power supply.

8.1 Voltage Trip Points

The PIC12F635/PIC16F636 device supports eight internal PLVD trip points. See Register 8-1 for available PLVD trip point voltages.

REGISTER 8-1: LVDCON – LOW-VOLTAGE DETECT CONTROL REGISTER (ADDRESS: 94h)

					•			
U-0	U-0	R-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
	_	IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0	
bit 7							bit 0	

bit 7-6	Unimplemented: Read as '0'
bit 5	IRVST: Internal Reference Voltage Stable Status Flag bit
	1 = Indicates that the PLVD is stable and PLVD interrupt is reliable
	0 = Indicates that the PLVD is not stable and PLVD interrupt should not be enabled
bit 4	LVDEN: Low-Voltage Detect Power Enable bit
	1 = Enables PLVD, powers up PLVD circuit and supporting reference circuitry
	0 = Disables PLVD, powers down PLVD and supporting circuitry
bit 3	Unimplemented: Read as '0'
bit 2-0	LVDL<2:0>: Low-Voltage Detection Limit bits (nominal values)
	111 = 4.5V
	110 = 4.2V
	101 = 4.0V
	100 = 2.3V (default)
	011 = 2.2 V
	010 = 2.1 V
	001 = 2.0V
	000 = 1.9V ⁽¹⁾
	Note 1: Not tested and below minimum VDD.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 8-1: REGISTERS ASSOCIATED WITH PROGRAMMABLE LOW-VOLTAGE DETECT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets
94h	LVDCON		_	IRVST	LVDEN		LVDL2	LVDL1	LVDL0	00 -000	00 -000
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	_	TMR1IF	0000 00-0	0000 00-0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the comparator or comparator voltage reference module.

Note 1: PIC16F636 only.

NOTES:

9.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDAT
- EEADR

EEDAT holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. PIC16F636 has 256 bytes of data EEPROM and the PIC12F635 has 64 bytes.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip-to-chip. Please refer to A/C specifications in **Section 14.0 "Electrical Specifications"** for exact limits.

When the data memory is code-protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access the data EEPROM data and will read zeroes.

Additional information on the data EEPROM is available in the "*PICmicro*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

REGISTER 9-1:	EEDAT - EEPROM DATA REGISTER (ADDRESS: 9Ah)	۱.
	LEDAT - LEFRON DATA REGISTER (ADDRESS. SAI)	,

R/W-0								
EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	
bit 7							bit 0	

bit 7-0 **EEDATn**: Byte Value to Write to or Read From Data EEPROM bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-2: EEADR – EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EEADR7 ⁽¹⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0
bit 7							bit 0

bit 7-0 EEADR: Specifies 1 of 256 Locations for EEPROM Read/Write Operation bits

Note 1: PIC16F636 only. Read as '0' on PIC12F635.

Legend:					
R = Readable bit	W = Writable bit	ritable bit U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

© 2004 Microchip Technology Inc.

9.1 EECON1 AND EECON2 Registers

EECON1 is the control register with four low-order bits physically implemented. The upper four bits are nonimplemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit, clear it and rewrite the location. The data and address will be cleared. Therefore, the EEDAT and EEADR registers will need to be re-initialized.

Interrupt flag, EEIF bit (PIR1<7>), is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

Note: The EECON1, EEDAT and EEADR registers should not be modified during a data EEPROM write (WR bit = 1).

REGISTER

ER 9-3:	EECON1 – EEPROM CONTROL 1 REGISTER (ADDRESS: 9Ch)									
	U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0		
	—	_	—	_	WRERR	WREN	WR	RD		
	bit 7							bit 0		
bit 7-4	Unimplem	ented: Rea	d as '0'							
bit 3	WRERR: E	EPROM Er	ror Flag bit							
	norma	l operation	s premature or BOD dete n completed	ect)	d (any MCLI	R Reset, an	y WDT Res	et during		
bit 2	WREN: EE	PROM Writ	e Enable bit							
		write cycles write to the	; data EEPR	ОМ						
bit 1	WR: Write	Control bit								
	 1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.) 0 = Write cycle to the data EEPROM is complete 									
bit 0	RD: Read	Control bit								
	 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.) 0 = Does not initiate an EEPROM read 									
	Legend:									
	S = Bit can only be set									
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'		
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is ι	Inknown		

9.2 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 9-1. The data is available, in the very next cycle, in the EEDAT register. Therefore, it can be read in the next instruction. EEDAT holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 9-1:	DATA EEPROM READ

BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1,RD	;EE Read
MOVF	EEDAT,W	;Move data to W

9.3 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 9-2.

	BSF	STATUS, RPO	;Bank 1
	BCF	STATUS, RP1	;
	BSF	EECON1,WREN	;Enable write
	BCF	INTCON,GIE	;Disable INTs
	MOVLW	55h	;Unlock write
be	MOVWF	EECON2	;
uer	MOVLW	AAh	;
Sed	MOVWF	EECON2	;
	BSF	EECON1,WR	;Start the write
	BSF	INTCON,GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR1<7>) must be cleared by software.

9.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 9-3) to the desired value to be written.

BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVF	EEDAT,W	;EEDAT not changed
		;from previous write
BSF	EECON1,RD	;YES, Read the
		;value written
XORWF	EEDAT,W	
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

9.4.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). The maximum endurance for any EEPROM cell is specified as D120. D124 specifies a maximum number of writes to any EEPROM location before a refresh is required of infrequently changing memory locations.

9.4.2 EEPROM ENDURANCE

As an example, hypothetically, a data EEPROM is 64 bytes long and has an endurance of 1M writes. It also has a refresh parameter of 10M writes. If every memory location in the cell were written the maximum number of times, the data EEPROM would fail after 64M write cycles. If every memory location, save 1, were written the maximum number of times, the data EEPROM would fail after 63M write cycles, but the one remaining location could fail after 10M cycles. If proper refreshes occurred, then the lone memory location would have to be refreshed 6 times for the data to remain correct.

9.5 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (nominal 64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power glitch
- Software malfunction

9.6 Data EEPROM Operation During Code Protection

Data memory can be code-protected by programming the CPD bit in the Configuration Word (Register 11-1) to '0'.

When the data memory is code-protected, the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations in program memory to '0' will also help prevent data memory code protection from becoming breached.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, WL	BOD,	Valu all o Res	ther
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000	0000	0000	0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	_	TMR1IF	0000	00-0	0000	00-0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	0000	0 - 0 0	0000	00-0
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000	0000	0000	0000
9Bh	EEADR	EEADR7 ⁽¹⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000	0000	0000	0000
9Ch	EECON1	_	—	_	—	WRERR	WREN	WR	RD		x000		d000
9Dh	EECON2	EEPROM Control Register 2 (not a physical register)											

TABLE 9-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Legend: x = unknown, u = unchanged, --- = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the data EEPROM module.

Note 1: PIC16F636 only.

10.0 KEELOQ COMPATIBLE CRYPTOGRAPHIC MODULE

To obtain information regarding the implementation of the KEELOQ module, Microchip Technology requires the execution of the "KEELOQ Encoder License Agreement".

The "KEELOQ Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELOQ</u>. Further information may be obtained by contacting your local Microchip Sales Representative.

NOTES:

11.0 SPECIAL FEATURES OF THE CPU

The PIC12F635/PIC16F636 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
 - Power-on Reset (POR)
 - Wake-up Reset (WUR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Detect (BOD)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator selection
- Sleep
- Code protection
- ID Locations
- In-Circuit Serial Programming

The PIC12F635/PIC16F636 has two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a nominal 64 ms Reset. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An Interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 11-1).

11.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 11-1. These bits are mapped in program memory location 2007h.

Note:	Address 2007h is beyond the user program
	memory space. It belongs to the special
	configuration memory space (2000h-
	3FFFh), which can be accessed only during
	programming. See "PIC12F6XX/16F6XX
	Memory Programming Specification"
	(DS41204) for more information.

REGISTER 11-1: CONFIG - CONFIGURATION WORD (ADDRESS: 2007h)

U-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	WURE	FCMEN	IESO	BODEN1	BODEN0	CPD	CP	MCLRE	PWRTE ⁽¹⁾	WDTE	FOSC2	F0SC1	F0SC0
bit 13													bit 0
1.1.40													
bit 13	-	nplement											
bit 12			•	et Enable bi									
			•	and contine et enabled									
bit 11	FCM	EN: Fail (Clock Mo	onitor Enab	le bit								
				onitor enabl									
1.1.40				onitor disab									
bit 10				al Switchove witchover n		ed							
				witchover n									
bit 9-8				out Detect									
				d SBODEN					h ll				
				ile running ster 2-6 cor				JEN DIT DI	sabled.				
				EN disabled									
bit 7	CPD	: Code Pr	otection	Data bit									
			•	ot protected									
hit C		Data mem Code Prot		ternal read	protected								
bit 6				is not code-	protected								
		-		s external r		rite-prote	ected						
bit 5				unction Sele									
				R function a ate functior									
bit 4				ner Enable			Internali						
bit 4		WRT dis	•		bit								
	0 = F	PWRT ena	abled										
bit 3			0	er Enable b	oit								
		VDT enab VDT disal		can be ena	abled using	SWDTE	N in Rec	uister 11-2	,				
bit 2-0				r Selection	-	OWDIE							
2112 0						A5/T1Ck	(I/OSC1/	CLKIN an	d RA4/T1G	OSC2/C	LKOUT		
				•					RA4/T1G/				
									I/CLKIN and 1CKI/OSC1		G/OSC2/0	CLKOUT	
									I/O function		T1CKI/OS	C1/CLKI	N
	101	= INTOS	C oscilla	tor: CLKOL	JT function	on RA4/	T1G/OS	2/CLKO	UT, I/O func	tion on F	RA5/T1CKI	/OSC1/C	
									RC on RA5/				
	111	= EXTRC	coscillat	or: CLKOU	I function of	on RA4/1	1G/OSC	2/CLKOU	IT, RC on R	A5/ [1Ch	a/OSC1/C	LKIN	
	N	ote 1∙ F	nabling	Brown-out	Detect doe	s not au	tomatical	lv enable	the Power-u	ın Timer	(PWRT)		
		L		2.5Will Out		o not du	lonatioa	y shubic			(· •••···)·		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

11.2 Reset

The PIC12F635/PIC16F636 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) Wake-up Reset (WUR)
- c) WDT Reset during normal operation
- d) WDT Reset during Sleep
- e) MCLR Reset during normal operation
- f) MCLR Reset during Sleep
- g) Brown-out Detect (BOD)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:


- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Detect

They are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 11-3. These bits are used in software to determine the nature of the Reset. See Table 11-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 11-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 14.0** "**Electrical Specifications**" for pulse width specifications.

FIGURE 11-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



11.3 Power-on Reset

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Section 14.0 "Electrical Specifications" for details. If the BOD is enabled, the maximum rise time specification does not apply. The BOD circuitry will keep the device in Reset until VDD reaches VBOD (see Section 11.6 "Brown-out Detect (BOD)").

Note:	The POR circuit does not produce an					
	internal Reset when VDD declines. To					
	re-enable the POR, VDD must reach VSS					
	for a minimum of 100 μs.					

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

11.4 Wake-up Reset (WUR)

The PIC12F635/PIC16F636 has a modified wake-up from Sleep mechanism. When waking from Sleep, the WUR function resets the device and releases Reset when VDD reaches an acceptable level.

If the WURE bit is enabled ('0') in the Configuration Word register, the device will Wake-up Reset from Sleep through one of the following events:

- 1. On any event that causes a wake-up event. The peripheral must be enabled to generate an interrupt or wake-up, GIE state is ignored.
- 2. When WURE is enabled, RA3 will always generate an interrupt-on-change signal during Sleep.

The \overline{WUR} , \overline{POR} and \overline{BOD} bits in the PCON register and the \overline{TO} and PD bits in the Status register can be used to determine the cause of device Reset.

To allow WUR upon RA3 change:

- Enable the WUR function, WURE Configuration Bit = 0.
- Enable RA3 as an input, MCLRE Configuration Bit = 0.
- 3. Read PORTA to establish the current state of RA3.
- 4. Execute **SLEEP** instruction.
- 5. When RA3 changes state, the device will wakeup and then reset. The WUR bit in PCON will be cleared to '0'.


11.5 MCLR

PIC12F635/PIC16F636 has a noise filter in the MCLR Reset path. The filter will ignore small pulses.

It should be noted that a WDT Reset does not drive $\frac{MCLR}{MCLR}$ pin low. See Figure 11-2 for the recommended MCLR circuit.

An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word register. When cleared, MCLR is internally tied to VDD and an internal weak pull-up is enabled for the MCLR pin. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.

FIGURE 11-2:	RECOMMENDED MCLR
	CIRCUIT



11.6 Brown-out Detect (BOD)

The BODEN0 and BODEN1 bits in the Configuration Word register select one of four BOD modes. Two modes have been added to allow software or hardware control of the BOD enable. When BODEN<1:0> = 01, the SBODEN bit (PCON<4>) enables/disables the BOD allowing it to be controlled in software. By selecting BODEN<1:0>, the BOD is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBODEN bit is disabled. See Register 11-1 for the Configuration Word definition.

If VDD falls below VBOD for greater than parameter (TBOD) (see **Section 14.0 "Electrical Specifications"**), the Brown-out situation will reset the device. This will

occur regardless of VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOD for less than parameter (TBOD).

On any Reset (Power-on, Brown-out Detect, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOD (see Figure 11-3). The Power-up Timer will now be invoked, if enabled and will keep the chip in Reset an additional nominal 64 ms.

Note:	The Power-up Timer is enabled by the
	PWRTE bit in the Configuration Word
	register.

If VDD drops below VBOD while the Power-up Timer is running, the chip will go back into a Brown-out Detect and the Power-up Timer will be re-initialized. Once VDD rises above VBOD, the Power-up Timer will execute a 64 ms Reset.




FIGURE 11-3: BROWN-OUT DETECT SITUATIONS

11.7 Time-out Sequence

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired, then OST is activated after the PWRT time-out has expired. The total <u>time-out</u> will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in EC mode with <u>PWRTE</u> bit erased (PWRT disabled), there will be no time-out at all. Figure 11-4, Figure 11-5 and Figure 11-6 depict time-out sequences. The device can execute code from the INTOSC, while OST is active, by enabling Two-Speed Start-up or Fail-Safe Clock Monitor (See Section 3.6.2 "Two-Speed Start-up Sequence" and Section 3.7 "Fail-Safe Clock Monitor").

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 11-5). This is useful for testing purposes or to synchronize more than one PIC12F635/PIC16F636 device operating in parallel.

Table 11-5 shows the Reset conditions for some special registers, while Table 11-4 shows the Reset conditions for all the registers.

11.8 Power Control (PCON) Register

The Power Control register, PCON (address 8Eh), has two status bits to indicate what type of Reset that last occurred.

Bit 0 is $\overline{\text{BOD}}$ (Brown-out). $\overline{\text{BOD}}$ is unknown on Poweron Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOD}} = 0$, indicating that a Brown-out has occurred. The $\overline{\text{BOD}}$ status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BODEN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 4.2.3 "Ultra Low-Power Wake-up" and Section 11.6 "Brown-out Detect (BOD)".

Oscillator	Power-	up	Brown-out D	Wake-up	
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • TOSC	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	_	Tpwrt	—	—

TABLE 11-1: TIME-OUT IN VARIOUS SITUATIONS

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT DETECT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets ⁽¹⁾
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	—	_	ULPWUE	SBODEN	WUR		POR	BOD	01 q-qq	Ou u-uu
Legend:	u = unchanged, x = unknown, — = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are										

Legend: u = unchanged, x = unknown, — = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOD.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

POR	BOD	WUR	то	PD	Condition				
0	x	x	1	1	Power-on Reset				
u	0	u	1	1	Brown-out Detect				
u	u	u	0	u	WDT Reset				
u	u	u	0	0	WDT Wake-up				
u	u	u	u	u	MCLR Reset during normal operation				
u	u	u	1	0	MCLR Reset during Sleep				
u	u	0	1	0	Wake-up Reset during Sleep				
u	0	u	1	1	Brown-out Detect during Sleep				

TABLE 11-3: PCON BITS AND THEIR SIGNIFICANCE

Legend: u = unchanged, x = unknown




FIGURE 11-4: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR)

FIGURE 11-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR)





FIGURE 11-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



Register	Address	Power-on Reset Wake-up Reset	MCLR Reset WDT Reset Brown-out Detect ⁽¹⁾ Wake-up Reset	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
W		xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h/80h	xxxx xxxx	XXXX XXXX	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h/82h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h/84h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	xx xx00	00 0000	uu uu00
PORTC ⁽⁶⁾	07h	xx xx00	00 0000	uu uu00
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh	0000 0000	0000 0000	uuuu uuuu ⁽²⁾
PIR1	0Ch	0000 00-0	0000 00-0	uuuu uu-u (2)
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	10h	0000 0000	uuuu uuuu	-uuu uuuu
WDTCON	18h	0 1000	0 1000	u uuuu
CMCON0	19h	0000 0000	0000 0000	uuuu uuuu
CMCON1	1Ah	10	10	uu
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11 1111	11 1111	uu luuu
TRISC ⁽⁶⁾	87h	11 1111	11 1111	uu luuu
PIE1	8Ch	0000 00-0	0000 00-0	uuuu uu-u
PCON	8Eh	01 q-qq	0u u-uu ^(1,5)	0u u-uu
OSCCON	8Fh	-110 x000	-110 x000	-uuu uuuu
OSCTUNE	90h	0 0000	u uuuu	u uuuu
WPUDA	95h	11 -111	11 -111	uuuu uuuu
IOCA	96h	00 0000	00 0000	uu uuuu
WDA	97h	11 -111	11 -111	uuuu uuuu
VRCON	99h	0-0- 0000	0-0- 0000	u-u- uuuu
EEDAT	9Ah	0000 0000	0000 0000	uuuu uuuu
EEADR	9Bh	0000 0000	0000 0000	uuuu uuuu
EECON1	9Ch	x000	q000	uuuu
EECON2	9Dh			
ADRESL	9Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	9Fh	-000	-000	-uuu
LVDCON	94h	00 -000	00 -000	uu -uuu
CRCON	110h	0000	0000	uuuu

TABLE 11-4: INITIALIZATION CONDITION FOR REGISTERS

 $\label{eq:logend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 11-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: PIC16F636 only.

TABLE 11-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during normal operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	0uuu
WDT Wake-up	PC + 1	uuu0 0uuu	uuuu
Brown-out Detect	000h	0001 luuu	0110
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uuuu
Wake-up Reset	000h	0001 1xxx	010x

Legend: u = unchanged, x = unknown, --= unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

11.9 Interrupts

The PIC12F635/PIC16F636 has 8 sources of interrupt:

- External Interrupt RA2/INT
- Timer0 Overflow Interrupt
- PORTA Change Interrupts
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- PORTA Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special register, PIR1. The corresponding interrupt enable bit is contained in special register, PIE1.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- Fail-Safe Clock Monitor Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 11-8). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, comparators or data EEPROM modules, refer to the respective peripheral section.

11.9.1 RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered; either rising if the INTEDG bit (OPTION<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See **Section 11.12** "**Power-Down Mode (Sleep)**" for details on Sleep and Figure 11-10 for timing of wake-up from Sleep through RA2/INT interrupt.

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

11.9.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. See **Section 5.0 "Timer0 Module**" for operation of the Timer0 module.

11.9.3 PORTA INTERRUPT

An input change on PORTA change sets the RAIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the RAIE (INTCON<3>) bit. Plus, individual pins can be configured through the IOCA register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RAIF interrupt flag may not get set.




FIGURE 11-7: INTERRUPT LOGIC

FIGURE 11-8:			5		
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1					
CLKOUT ⁽³⁾	(4)		//	\/ '	
INT pin —		(1)	1 1 1	1 1 1	
INTF Flag (INTCON<1>)	(1) (5)		Interrupt Latency ⁽²⁾	· · · ·	
GIE bit (INTCON<7>)				1 1 1	
Instruction Flow			-, — — — — - :	 !	·
PC C	PC	PC + 1	X PC + 1	X 0004h	X <u>0005h</u>
Instruction { Fetched	Inst (PC)	Inst (PC + 1)	· _	Inst (0004h)	Inst (0005h)
Instruction Executed	Inst (PC – 1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)
Note 1: INTF fla	ag is sampled here (e	every Q1).			
,			ronous latency = 3 Tcy, a 2-cycle instruction.	, where TCY = instructi	on cycle time. Latency

FIGURE 11-8: INT PIN INTERRUPT TIMING

- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 14.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	_	TMR1IF	0000 00-0	0000 00-0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	0000 00-0	0000 00-0

TABLE 11-6: SUMMARY OF INTERRUPT REGISTERS

Note 1: PIC16F636 only.

11.10 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and Status registers). This must be implemented in software.

Since the lower 16 bytes of all banks are common in the PIC12F635/PIC16F636 (see Figure 2-2), temporary holding registers, W_TEMP and STATUS_TEMP, should be placed in here. These 16 locations do not require banking and therefore, make it easier to context save and restore. The same code shown in Example 11-1 can be used to:

- Store the W register.
- Store the Status register.
- Execute the ISR code.
- Restore the Status (and Bank Select Bit register).
- Restore the W register.

EXAMPLE 11-1:	SAVING STATUS AND W REGISTERS IN RAM

MOVWF SWAPF CLRF MOVWF	W_TEMP STATUS,W STATUS STATUS TEMP	<pre>;Copy W to TEMP register ;Swap status to be saved into W ;bank 0, regardless of current bank, Clears IRP,RP1,RP0 ;Save status to bank zero STATUS_TEMP register</pre>
: :(ISR) :		;Insert user code here
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into Status register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

Note:	The PIC12F635/PIC16F636 normally
	does not require saving the PCLATH.
	However, if computed GOTO's are used in
	the ISR and the main code, the PCLATH
	must be saved and restored in the ISR.

11.11 Watchdog Timer (WDT)

The PIC12F635/PIC16F636 WDT is code and functionally compatible with other PIC16F WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to have a scaler value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 11-7.

11.11.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit does not reflect that the LFINTOSC is enabled.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC12F635/PIC16F636 microcontroller versions.

Note:	When the Oscillator Start-up Timer (OST)
	is invoked, the WDT is held in Reset,
	because the WDT Ripple Counter is used
	by the OST to perform the oscillator delay
	count. When the OST count has expired,
	the WDT will begin counting (if enabled).

A new prescaler has been added to the path between the INTRC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTRC by 32 to 65536, giving the WDT a nominal range of 1 ms to 268s.

11.11.2 WDT CONTROL

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit (WDTCON<0>) has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits (OPTION_REG) have the same function as in previous versions of the PIC16F family of microcontrollers. See **Section 5.0 "Timer0 Module"** for more information.

FIGURE 11-9: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 11-7: WDT STATUS

Conditions	WDT		
WDTE = 0			
CLRWDT Command	Cleared		
Oscillator Fail Detected	Cleared		
Exit Sleep + System Clock = T1OSC, EXTRC, HFINTOSC, EXTCLK			
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST		

U-0

U-0

U-0

REGISTER 11-2:

		—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN ⁽¹⁾
	bit 7							bit 0
bit 7-5	Unimplem	nented: Re	ad as '0'					
bit 4-1	WDTPS<3	8:0>: Watch	dog Timer	Period Sele	ct bits			
	Bit Value	= Prescale	Rate					
	0000 = 1	:32						
	0001 = 1	:64						
	0010 = 1							
	0011 = 1	:256						
	0100 = 1	:512						
	0101 = 1	:1024						
	0110 = 1	:2048						
	0111 = 1							
	1000 = 1							
	1001 = 1							
	1010 = 1							
	1011 = 1							
	1100 = re							
	1101 = re							
	1110 = re 1111 = re							
						(1)		
bit 0				able for Wate	chdog Timer	bit		
		s turned on						
	0 = WDT i	s turned off						

WDTCON - WATCHDOG TIMER CONTROL REGISTER (ADDRESS: 18h)

R/W-1

R/W-0

R/W-0

R/W-0

R/W-0

Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 11-8: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18h	WDTCON	—	—	—	WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
2007h ⁽¹⁾	CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 11-1 for operation of all Configuration Word register bits.

11.12 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the Status register is cleared.
- TO bit is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are highimpedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTA should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level.

Note: It should be noted that a Reset generated by a WDT time-out does not drive MCLR pin low.

11.12.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from RA2/INT pin, PORTA change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the Status register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 3. EEPROM write operation completion.
- 4. Comparator output changes state.
- 5. Interrupt-on-change.
- 6. External Interrupt from INT pin.

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from Sleep. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

Note:	If WUR is enabled (WURE = 0 in
	Configuration Word), then the Wake-up
	Reset module will force a device reset.

11.12.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	· ·	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1 CLKOUT ⁽⁴⁾							
	·// \/	/	1031	/	<u>`</u> /		<u> </u>
INT pin	1 <u> </u>				<u>i</u>	<u> </u>	
INTF Flag (INTCON<1>)	ı ı i		<u>````</u>	Interr	upt Latency ⁽³⁾		
GIE bit (INTCON<7>)	1 1 1 1 1 1		Processor in	 	· ·		י י ו
	! !		Sleep		<u>-</u>		+
INSTRUCTION	FLOW			! !	1		1
PC >	X PC)	PC + 1	X PC + 2	PC + 2	X PC + 2	X 0004h	X 0005h
Instruction { Fetched {	Inst(PC) = Sleep	Inst(PC + 1)	1 1 1	Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC – 1)	Sleep	1 1 1	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
	KT, HS or LP Oscill			es not apply to EC an	d RC Oscillator m	odes	

FIGURE 11-10: WAKE-UP FROM SLEEP THROUGH INTERRUPT

- 3: GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line.
- 4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

11.13 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP for verification purposes.

Note:	The entire data EEPROM and Flash
	program memory will be erased when the
	code protection is turned off. See the
	"PIC12F6XX/16F6XX Memory Program-
	ming Specification" (DS41204) for more
	information.

11.14 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

11.15 In-Circuit Serial Programming

The PIC12F635/PIC16F636 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for:

- Power
- Ground
- Programming Voltage


This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RA0 and RA1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the *"PIC12F6XX/16F6XX Memory Programming Specification"* (DS41204) for more information. RA0 becomes the programming data and RA1 becomes the programming clock. Both RA0 and RA1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the *"PIC12F6XX/16F6XX Memory Programming Specification"* (DS41204).

A typical In-Circuit Serial Programming connection is shown in Figure 11-11.

FIGURE 11-11: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



11.16 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with a 14-pin device is not practical. A special 20-pin PIC16F636 ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

Use of the ICD device requires the purchase of a special header. On the top of the header is an MPLAB ICD 2 connecter. On the bottom of the header is a 14-pin socket that plugs into the user's target via the 14-pin stand-off connector.


When the ICD pin on the PIC16F636 ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 11-9 shows which features are consumed by the background debugger:

TABLE 11-9: DEBUGGER RESOURCES

Resource	Description
I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 700h-7FFh

For more information, see the "*MPLAB*[®] *ICD 2 In-Circuit Debugger User's Guide*" (DS51331), available on Microchip's web site (www.microchip.com).

FIGURE 11-12: 20-PIN ICD PINOUT



NOTES:

12.0 INSTRUCTION SET SUMMARY

The PIC12F635/PIC16F636 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 12-1, while the various opcode fields are summarized in Table 12-1.

Table 12-2 lists the instructions recognized by the MPASMTM assembler. A complete description of each instruction is also available in the "*PICmicro*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'a' is zero, the result is placed in the W register. If 'a' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future products, do not use the OPTION
	and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


12.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result of clearing the condition that set the GPIF flag.

TABLE 12-1:OPCODE FIELD
DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

FIGURE 12-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	Status		
		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	E REGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2,
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00		dfff			1, 2,
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff		Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff		z	1, 2
MOVWF	., ∝ f	Move W to f	1	00	0000	lfff		_	-,_
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101		ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff		č	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff		C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	0, 00, 2	1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	z	1, 2
AORWF	i, u	BIT-ORIENTED FILE				uIII	LILL	L	1, 2
		-		-	-				
BCF	f, b	Bit Clear f	1	01		bfff			1, 2
BSF	f, b	Bit Set f	1	01			ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CO	ONTROL OPERAT	IONS				1	
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000		1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C, DC, Z	
•	k	Exclusive OR literal with W	1	11	1010		kkkk	Z, 20, 2	

TABLE 12-2: PIC12F635/PIC16F636 INSTRUCTION SET

on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the "*PICmicro[®] Mid-Range MCU Family Reference Manual*" (DS33023).

12.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call subroutine. First, return address $(PC + 1)$ is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \\ \overline{TO}, \ PD \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits, TO and PD, are set.

Clear f
[<i>label</i>] CLRF f
$0 \le f \le 127$
$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Z
The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f			
Syntax:	[label] DECF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$			
Operation:	(f) – 1 \rightarrow (destination)			
Status Affected:	Z			
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '0', the result is stored back in register 'f'.			

DECFSZ	Decrement f, Skip if 0				
Syntax:	[label] DECFSZ f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$				
Operation:	(f) – 1 \rightarrow (destination); skip if result = 0				
Status Affected:	None				
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.				

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are lincremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch				
Syntax:	[<i>label</i>] GOTO k				
Operands:	$0 \le k \le 2047$				
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>				
Status Affected:	None				
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.				

IORLW	Inclusive OR Literal with W				
Syntax:	[label] IORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .OR. $k \rightarrow$ (W)				
Status Affected:	Z				
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.				

INCF	Increment f				
Syntax:	[label] INCF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1 \right] \end{array}$				
Operation:	(f) + 1 \rightarrow (destination)				
Status Affected:	Z				
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				

IORWF	Inclusive OR W with f				
Syntax:	[label] IORWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$				
Operation:	(W) .OR. (f) \rightarrow (destination)				
Status Affected:	Z				
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				

MOVF	Move f				
Syntax:	[label] MOVF f,d				
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]				
Operation:	(f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	00 1000 dfff ffff				
Description:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' = 0, destination is W register. If $d = 1$, the destination is file register 'f' itself. $d = 1$ is useful to test a file register, since status flag Z is affected.				
Words:	1				
Cycles:	1				
Example:	MOVF FSR, 0 After Instruction W = value in FSR register Z = 1				

MOVWF	Move W to f					
Syntax:	[label] MOVWF f					
Operands:	$0 \le f \le 127$					
Operation:	$(W) \rightarrow (f)$					
Status Affected:	None					
Encoding:	00 0000 1fff ffff					
Description:	Move data from W register to register 'f'.					
Words:	1					
Cycles:	1					
Example:	MOVWF OPTION					
	$\begin{array}{rcl} \text{Before Instruction} & & \\ & \text{OPTION} & = & 0xFF \\ W & = & 0x4F \\ \text{After Instruction} & & \\ & & \\ & \text{OPTION} & = & 0x4F \\ W & = & 0x4F \end{array}$					

MOVLW	Move Literal to W				
Syntax:	[label]	MOVLW	/ k		
Operands:	$0 \le k \le 255$				
Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Encoding:	11	00xx	kkkk	kkkk	
Description:	The eight-bit literal 'k' is loaded into the W register. The don't cares will assemble as '0's.				
Words:	1				
Cycles:	1				
Example:	MOVLW	0x5A			
	After Instr V	uction V =	0x5A		

NOP	No Operation				
Syntax:	[label]	NOP			
Operands:	None				
Operation:	No operation				
Status Affected:	None				
Encoding:	00	0000	0xx0	0000	
Description:	No operation.				
Words:	1				
Cycles:	1				
Example:	NOP				

RETFIE	Return from Interrupt						
Syntax:	[label] RETFIE						
Operands:	None	None					
Operation:	$\begin{array}{l} TOS \rightarrow PO \\ 1 \rightarrow GIE \end{array}$	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$					
Status Affected:	None						
Encoding:	00	0000	0000	1001			
Description:	Return from and Top-of the PC. Int setting the GIE (INTC two-cycle inter-	f-Stack (1 terrupts a Global Ir ON<7>)	TOS) is loa are enable nterrupt Er . This is a	aded in d by			
Words:	1						
Cycles:	2						
Example:	RETFIE						
		PC =	TOS 1				
RETLW	Return wit	h Litera	l in W				
Syntax:	[label] R	RETLW	k				

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$
Status Affected:	None
Encoding:	11 01xx kkkk kkkk
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	CALL TABLE;W contains table ;offset value • ;W now has table value
	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • • • RETLW kn ; End of table Before Instruction W = 0x07 After Instruction W = value of k8

RLF	Rotate L	eft f thro	ouah	Carr	v
Syntax:	[label]		f,d		<u>,</u>
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7			
Operation:	See description below				
Status Affected:	С				
Encoding:	00	1101	df	ff	ffff
Description:	The conterrotated on the CARF result is p If 'd' is '1' back in re	ne bit to RY flag. blaced in , the res egister 'f	the l If 'd' the sult is	eft thr is '0', W reg s store	ough the jister.
Words:	1				
Cycles:	1				
Example:	RLF	REG1,)		
	After Inst	REG1 C) = = = =	1110 0 1110 1100 1	0110

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the CARRY flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

С

Register f

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$
Status Affected:	TO, PD
Description:	The Power-down status bit, PD, is cleared. Time-out status bit, \overline{TO} , is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

SUBLW	Subtract W from Literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k \text{ - (W)} \to (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

XORLW	Exclusive OR Literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

NOTES:

13.0 DEVELOPMENT SUPPORT

The $\mathsf{PICmicro}^{\textcircled{R}}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

13.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

13.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

13.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

13.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

13.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

13.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

13.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

13.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

13.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

13.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

13.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

13.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

13.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode, MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

13.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

13.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C68X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

13.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

13.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

13.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

13.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

13.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

13.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

13.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

13.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

13.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

13.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. NOTES:

14.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +6.5V
Voltage on MCLR with respect to Vss	0.3V to +13.5V
Voltage on all other pins with respect to Vss	.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, IOK (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTC (combined)	200 mA
Maximum current sourced PORTA and PORTC (combined)	200 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-$ VOH	i) x IOH} + Σ (VOL x IOL).

† NOTICE: Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a 'low' level to the MCLR pin, rather than pulling this pin directly to Vss.

PIC12F635/PIC16F636



14.1 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended)

DC CHARACTERISTICS				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions				
D001 D001C D001D	Vdd	Supply Voltage	2.0 3.0 4.5		5.5 5.5 5.5	V V V	Fosc < = 4 MHz: Fosc < = 10 MHz Fosc < = 20 MHz				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	—	—	V	Device in Sleep mode				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	—	V	See Section 11.3 "Power-on Reset" for details.				
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	_	V/ms	See Section 11.3 "Power-on Reset " for details.				
D005	VBOD	Brown-out Detect	—	2.1	_	V					
*	* These	parameters are characterize	d but n	ot teste	ed.						

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

14.2 DC Characteristics: PIC12F635/PIC16F636-I (Industrial)

DC CHA	ARACTE	ERISTICS		ard Ope ting tem				ss otherwise stated) +85°C for industrial
Param	Cu m	Device Characteristics	Min	Turnet	Мах	Unito		Conditions
No.	Sym	Device Characteristics	Min	Тур†	Max	Units	Vdd	Note
D010	Idd	Supply Current ^(1,2)	_	9	TBD	μΑ	2.0	Fosc = 32.768 kHz
			—	18	TBD	μΑ	3.0	LP Oscillator mode
			—	35	TBD	μA	5.0	
D011			—	110	TBD	μA	2.0	Fosc = 1 MHz
			—	190	TBD	μΑ	3.0	XT Oscillator mode
			—	330	TBD	μΑ	5.0	
D012			—	220	TBD	μA	2.0	Fosc = 4 MHz
			—	370	TBD	μA	3.0	XT Oscillator mode
			—	600	TBD	μA	5.0	
D013			—	70	TBD	μΑ	2.0	Fosc = 1 MHz
			—	140	TBD	μA	3.0	EC Oscillator mode
			—	260	TBD	μA	5.0	
D014			—	180	TBD	μA	2.0	Fosc = 4 MHz
			—	320	TBD	μA	3.0	EC Oscillator mode
			—	580	TBD	μA	5.0	
D015			—	TBD	TBD	μΑ	2.0	Fosc = 31 kHz
			—	TBD	TBD	μA	3.0	LFINTOSC mode
			—	TBD	TBD	mA	5.0	
D016			—	340	TBD	μΑ	2.0	Fosc = 4 MHz
			—	500	TBD	μΑ	3.0	HFINTOSC mode
				800	TBD	μΑ	5.0	
D017			_	180	TBD	μΑ	2.0	Fosc = 4 MHz
				320	TBD	μΑ	3.0	EXTRC mode
			_	580	TBD	μΑ	5.0	
D018			_	2.1	TBD	mA	4.5	Fosc = 20 MHz
			—	2.4	TBD	mA	5.0	HS Oscillator mode

Legend: TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC Cha	racteristic	S	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +85^{\circ}C$ for industrial								
Param	Curre	Davias Characteristics	Min	Turnet	Max	Unite	Conditions				
No.	Sym	Device Characteristics	Min	Тур†	Max	Units	Vdd	Note			
D020	IPD	Power-down Base	-	0.99	TBD	nA	2.0	WDT, BOD, Comparators,			
		Current ⁽⁴⁾	_	1.2	TBD	nA	3.0	VREF and T1OSC disabled			
			_	2.9	TBD	nA	5.0				
D021	∆IWDT			0.3	TBD	μA	2.0	WDT Current ⁽³⁾			
			—	1.8	TBD	μA	3.0				
			—	8.4	TBD	μA	5.0				
D022A	∆IBOD		_	58	TBD	μA	3.0	BOD Current ⁽³⁾			
			—	109	TBD	μA	5.0				
D022B	ΔILVD		_	TBD	TBD	μA	2.0	PLVD Current			
			_	TBD	TBD	μA	3.0				
			—	TBD	TBD	μA	5.0				
D023	∆ICMP		_	3.3	TBD	μA	2.0	Comparator Current ⁽³⁾			
			_	6.1	TBD	μA	3.0				
			—	11.5	TBD	μA	5.0				
D024	$\Delta IVREF$		_	58	TBD	μA	2.0	CVREF Current ⁽³⁾			
				85	TBD	μA	3.0				
			—	138	TBD	μA	5.0				
D025	∆IT1OSC			4.0	TBD	μA	2.0	T1OSC Current ⁽³⁾			
				4.6	TBD	μA	3.0				
			—	6.0	TBD	μA	5.0				

14.2 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) (Continued)

Legend: TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- **2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

14.3 DC Characteristics: PIC12F635/PIC16F636-E (Extended)

DC CHA	ARACTE	RISTICS		ard Ope ting tem				ss otherwise stated) +125°C for extended
Param	C 1/10	Device Characteristics	Min	Truck	Max	Unite		Conditions
No.	Sym	Device Characteristics	Min	Тур†	Мах	Units	Vdd	Note
D010E	Idd	Supply Current ^(1,2)	_	9	TBD	μA	2.0	Fosc = 32.768 kHz
			—	18	TBD	μA	3.0	LP Oscillator mode
			—	35	TBD	μA	5.0	
D011E			—	110	TBD	μA	2.0	Fosc = 1 MHz
			—	190	TBD	μA	3.0	XT Oscillator mode
			—	330	TBD	μA	5.0	
D012E			—	220	TBD	μA	2.0	Fosc = 4 MHz
			—	370	TBD	μA	3.0	XT Oscillator mode
			—	600	TBD	μA	5.0	
D013E			—	70	TBD	μA	2.0	Fosc = 1 MHz
			—	140	TBD	μA	3.0	EC Oscillator mode
			—	260	TBD	μA	5.0	
D014E			—	180	TBD	μA	2.0	Fosc = 4 MHz
			—	320	TBD	μA	3.0	EC Oscillator mode
			—	580	TBD	μA	5.0	
D015E			—	TBD	TBD	μA	2.0	Fosc = 31 kHz
			—	TBD	TBD	μA	3.0	LFINTOSC
				TBD	TBD	mA	5.0	
D016E				340	TBD	μA	2.0	Fosc = 4 MHz
			_	500	TBD	μA	3.0	IHFINTOSC
				800	TBD	μΑ	5.0	
D017E			_	180	TBD	μΑ	2.0	Fosc = 4 MHz
			_	320	TBD	μΑ	3.0	EXTRC mode
			—	580	TBD	μΑ	5.0	
D018E			_	2.1	TBD	mA	4.5	Fosc = 20 MHz
			_	2.4	TBD	mA	5.0	HS Oscillator mode

Legend: TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC Cha	aracteristic	S	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param	0	Davies Observatoriation		T		11		Conditions			
No.	Sym	Device Characteristics	Min	Тур†	Max	Units	Vdd	Note			
D020	IPD	Power-down Base	—	0.0009	TBD	μA	2.0	WDT, BOD, Comparators,			
	C	Current ⁽⁴⁾	_	0.0012	TBD	μA	3.0	VREF and T1OSC disabled			
			_	0.0029	TBD	μA	5.0				
D021	ΔIWDT		—	0.3	TBD	μA	2.0	WDT Current ⁽³⁾			
			_	1.8	TBD	μA	3.0				
			—	8.4	TBD	μA	5.0				
D022A	∆IBOD		_	58	TBD	μA	3.0	BOD Current ⁽³⁾			
				109	TBD	μA	5.0				
D022B	ΔILVD		_	TBD	TBD	μA	2.0	PLVD Current			
			_	TBD	TBD	μA	3.0				
			—	TBD	TBD	μA	5.0				
D023	$\Delta ICMP$			3.3	TBD	μA	2.0	Comparator Current ⁽³⁾			
				6.1	TBD	μA	3.0				
				11.5	TBD	μA	5.0				
D024	$\Delta IVREF$			58	TBD	μA	2.0	CVREF Current ⁽³⁾			
				85	TBD	μA	3.0				
			—	138	TBD	μA	5.0				
D025	∆IT1OSC			4.0	TBD	μA	2.0	T1OSC Current ⁽³⁾			
				4.6	TBD	μA	3.0				
			—	6.0	TBD	μA	5.0				

14.3 DC Characteristics: PIC12F635/PIC16F636-E (Extended) (Continued)

Legend: TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- **2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

14.4 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended)

DC CHA	ARACT	ERISTICS	Standard Operation Operation Standard Operation Standard Operation Standard Standa		-40°C ≤	TA ≤ +8	otherwise stated) 35°C for industrial 125°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	—	0.8	V	$4.5V \leq VDD \leq 5.5V$
D030A			Vss	—	0.15 Vdd	V	Otherwise
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	Entire range
D032		MCLR, OSC1 (RC mode)	Vss	—	0.2 Vdd	V	
D033		OSC1 (XT and LP modes) ⁽¹⁾	Vss	—	0.3	V	
D033A		OSC1 (HS mode) ⁽¹⁾	Vss	—	0.3 Vdd	V	
	Viн	Input High Voltage					
		I/O ports:		—			
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			(0.25 VDD + 0.8)	—	Vdd	V	Otherwise
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	Entire range
D042		MCLR	0.8 Vdd	—	Vdd	V	
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V	(Note 1)
D043A		OSC1 (HS mode)	0.7 Vdd	—	Vdd	V	(Note 1)
D043B		OSC1 (RC mode)	0.9 Vdd	—	Vdd	V	
D070	Ipur	PORTA Weak Pull-up Current	50*	250	400*	μA	VDD = 5.0V, VPIN = VSS
	lı∟	Input Leakage Current ⁽²⁾					
D060		I/O ports	—	± 0.1	± 1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
D060A		Analog inputs	_	± 0.1	± 1	μΑ	$VSS \leq VPIN \leq VDD$
D060B		VREF	_	± 0.1	± 1	μA	$VSS \leq VPIN \leq VDD$
D061		MCLR ⁽³⁾	_	± 0.1	± 5	μA	$VSS \leq VPIN \leq VDD$
D063		OSC1	_	± 0.1	± 5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration
	Vol	Output Low Voltage					
D080		I/O ports	—	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)
D083		OSC2/CLKOUT (RC mode)	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.)
	Vон	Output High Voltage					
D090		I/O ports	Vdd - 0.7	_	—	V	ІОН = -3.0 mA, VDD = 4.5V (Ind.)
D092		OSC2/CLKOUT (RC mode)	Vdd – 0.7	_	-	V	ІОН = -1.3 mA, VDD = 4.5V (Ind.) ІОН = -1.0 mA, VDD = 4.5V (Ext.)

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 9.4.1 "Using the Data EEPROM" for additional information.

14.4 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended) (Continued)

DC CHAF		STICS		d Operatin g temperati	-	-40°C	s (unless otherwise stated) $0^{\circ}C \le TA \le +85^{\circ}C$ for industrial $0^{\circ}C \le TA \le +125^{\circ}C$ for extended		
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D100	IULP	Ultra Low-Power Wake-up Current	-	200	-	nA			
		Capacitive Loading Specs on Output Pins							
D100	COSC2	OSC2 pin	_	_	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins	_	—	50*	pF			
		Data EEPROM Memory							
D120	ED	Byte Endurance	100K	1M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$		
D120A	ED	Byte Endurance	10K	100K	—	E/W	+85°C ≤ TA ≤ +125°C		
D121	Vdrw	VDD for Read/Write	Vmin	—	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage		
D122	TDEW	Erase/Write Cycle Time	_	5	6	ms			
D123	Tretd	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated		
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽⁴⁾	1M	10M	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$		
		Program Flash Memory							
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$		
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \le TA \le +125^{\circ}C$		
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage		
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V			
D133	TPEW	Erase/Write Cycle Time	—	2	2.5	ms			
D134	Tretd	Characteristic Retention	40	—	-	Year	Provided no other specifications are violated		

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 9.4.1 "Using the Data EEPROM" for additional information.


14.5 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:


- 1. TppS2ppS
- 2. TppS

z. rppo			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
СС	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCLK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:	·	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 14-2: LOAD CONDITIONS



14.6 AC Characteristics: PIC12F635/PIC16F636 (Industrial, Extended)



Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	37	kHz	LP Oscillator mode
			DC		4	MHz	XT Oscillator mode
			DC		20	MHz	HS Oscillator mode
			DC		20	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	5		37	kHz	LP Oscillator mode
					—	MHz	HFINTOSC Oscillator mode
			DC		4	MHz	RC Oscillator mode
			0.1		4	MHz	XT Oscillator mode
			1		20	MHz	HS Oscillator mode
1	Tosc	External CLKIN Period ⁽¹⁾	27	_	—	μs	LP Oscillator mode
			50		—	ns	HS Oscillator mode
			50		_	ns	EC Oscillator mode
			250		—	ns	XT Oscillator mode
		Oscillator Period ⁽¹⁾	27		200	μs	LP Oscillator mode
				125	—	ns	INTOSC Oscillator mode
			250	—	—	ns	RC Oscillator mode
			250		10,000	ns	XT Oscillator mode
			50		1,000	ns	HS Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	200	Тсү	DC	ns	TCY = 4/FOSC
3	TosL,	External CLKIN (OSC1) High	2*	—	—	μs	LP oscillator, Tosc L/H duty cycle
	TosH	External CLKIN Low	20*		—	ns	HS oscillator, Tosc L/H duty cycle
			100*		—	ns	XT oscillator, Tosc L/H duty cycle
4	TosR,	External CLKIN Rise			50*	ns	LP oscillator
	TosF	External CLKIN Fall	—	—	25*	ns	XT oscillator
			—	—	15*	ns	HS oscillator

EXTERNAL CLOCK TIMING REQUIREMENTS TABLE 14-1:

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

*

PIC12F635/PIC16F636

Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1%		8.00	TBD	MHz	VDD and Temperature (TBD)
	INTOSC Frequency ⁽¹⁾ HFINTOSC	±2%	—	8.00	TBD		$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$	
		±5%	_	8.00	TBD	MHz	2.0V ≤ VDD ≤ 5.5V -40°C ≤ TA ≤ +85°C (Ind.) -40°C ≤ TA ≤ +125°C (Ext.)	
F14	TIOSCST	Oscillator Wake-up from	—	_	TBD	TBD	μs	VDD = 2.0V, -40°C to +85°C
		Sleep Start-up Time*	—		TBD	TBD	μs	VDD = 3.0V, -40°C to +85°C
			—		TBD	TBD	μs	VDD = 5.0V, -40°C to +85°C

TABLE 14-2: PRECISION INTERNAL OSCILLATOR PARAMETERS

Legend: TBD = To Be Determined

- * These parameters are characterized but not tested.
- † Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.




FIGURE 14-4: CLKOUT AND I/O TIMING

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		75	200	ns	(Note 1)
11	TosH2ckH	OSC1 [↑] to CLKOUT [↑]	_	75	200	ns	(Note 1)
12	TCKR	CLKOUT Rise Time	—	35	100	ns	(Note 1)
13	ТскF	CLKOUT Fall Time	_	35	100	ns	(Note 1)
14	TckL2IoV	CLKOUT↓ to Port Out Valid	_	—	20	ns	(Note 1)
15	ТюV2скН	Port In Valid before CLKOUT [↑]	Tosc + 200 ns	—	_	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKOUT [↑]	0	—		ns	(Note 1)
17	TosH2IoV	OSC1 [↑] (Q1 cycle) to Port Out Valid	_	50	150*	ns	
			_	—	300	ns	
18	TosH2ıol	OSC1 [↑] (Q2 cycle) to Port Input Invalid (I/O in hold time)	100	—	—	ns	
19	TioV2osH	Port Input Valid to OSC1↑ (I/O in setup time)	0	-	—	ns	
20	TIOR	Port Output Rise Time	_	10	40	ns	
21	TIOF	Port Output Fall Time	_	10	40	ns	
22	Tinp	INT pin High or Low Time	25	—	_	ns	
23	Тквр	PORTA Change INT High or Low Time	Тсү	—		ns	


TABLE 14-3: CLKOUT AND I/O TIMING REQUIREMENTS

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.





© 2004 Microchip Technology Inc.

PIC12F635/PIC16F636

FIGURE 14-6: BROWN-OUT DETECT TIMING AND CHARACTERISTICS




TABLE 14-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT DETECT REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 11	— 18	 24	μs ms	VDD = 5.0V, -40°C to +85°C Extended temperature
31	Twdt	Watchdog Timer Time-out Period (no prescaler)	10 10	17 17	25 30	ms ms	VDD = 5.0V, -40°C to +85°C Extended temperature
32	Tost	Oscillation Start-up Timer Period		1024 Tosc		—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28* TBD	64 TBD	132* TBD	ms ms	VDD = 5.0V, -40°C to +85°C Extended Temperature
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset		_	2.0	μs	
35	Vbod	Brown-out Detect Voltage	2.025		2.175	V	
36	TBOD	Brown-out Detect Pulse Width	100*	_	_	μs	$VDD \le VBOD$ (D005)

Legend: TBD = To Be Determined

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 14-5:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	-----------------------------------------------

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	T⊤0H	T0CKI High Pulse	e Width	No Prescaler	0.5 TCY + 20	—	_	ns	
				With Prescaler	10	_	_	ns	
41*	T⊤0L	T0CKI Low Pulse	Width	No Prescaler	0.5 TCY + 20	_	_	ns	
				With Prescaler	10	_	_	ns	
42*	Тт0Р	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, No Prescaler		0.5 TCY + 20	_	_	ns	
		Time	Synchronous,	with Prescaler	15		_	ns	
			Asynchronous		30	-	—	ns	
46*	T⊤1L	T1CKI Low Time	Synchronous,	No Prescaler	0.5 TCY + 20	—		ns	
			Synchronous,	with Prescaler	15		_	ns	
			Asynchronous		30	-	—	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_	—	ns	N = prescale value $(1, 2, 4, 8)$
			Asynchronous	Asynchronous		—		ns	
48	FT1		Input Frequency Range d by setting bit T1OSCEN)		DC	—	200*	kHz	
49	TCKEZTMR1	Delay from Exterr increment	nal Clock Edge	to Timer	2 Tosc*		7 Tosc*		

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 14-6: COMPARATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$

oporating						
Sym	Characteristics	Min	Тур	Max	Units	Comments
Vos	Input Offset Voltage	—	±5.0	±10	mV	
Vсм	Input Common Mode Voltage	0		Vdd - 1.5	V	
CMRR	Common Mode Rejection Ratio	+55*		—	db	
Trt	Response Time ⁽¹⁾	—	150	400*	ns	
Тмс2coV	Comparator Mode Change to Output Valid	_		10*	μs	

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD - 1.5V.

TABLE 14-7: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$										
Sym. Characteristics Min Typ Max Units Comments										
	Resolution		Vdd/24* Vdd/32	_	LSb LSb	Low range (VRR = 1) High range (VRR = 0)				
	Absolute Accuracy		_	±1/4* ±1/2*	LSb LSb	Low range (VRR = 1) High range (VRR = 0)				
	Unit Resistor Value (R)	_	2K*	_	Ω					
	Settling Time ⁽¹⁾	_	—	10*	μs					

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

15.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables are not available at this time.

© 2004 Microchip Technology Inc.

NOTES:

16.0 PACKAGING INFORMATION

16.1 Package Marking Information

8-Lead PDIP




8-Lead SOIC








14-Lead PDIP






Example

	7
12F635	
/SN0410	
017	

Example



Example



Legend	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


© 2004 Microchip Technology Inc.

16.1 Package Marking Information (Continued)


14-Lead SOIC



14-Lead TSSOP



Example




Example




16.2 **Package Details**

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)






	Units		INCHES*		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


* Controlling Parameter § Significant Characteristic


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil Body (SOIC)









	Units		INCHES*		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S) – Saw Singulated



	Units		INCHES		М	ILLIMETERS*	
Dimension L	imits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050 BSC			1.27 BSC	
Overall Height	A	.033	.035	.037	0.85	0.90	0.95
Package Thickness	A2	.031	.035	.037	0.80	0.89	0.95
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05
Base Thickness	A3	.007	.008	.009	0.17	0.20	0.23
Overall Length	E	.195	.197	.199	4.95	5.00	5.05
Exposed Pad Length	E2	.152	.157	.163	3.85	4.00	4.15
Overall Width	D	.234	.236	.238	5.95	6.00	6.05
Exposed Pad Width	D2	.089	.091	.093	2.25	2.30	2.35
Lead Width	В	.014	.016	.019	0.35	0.40	0.47
Lead Length	L	.024		.026	0.60		0.65


Notes:

JEDEC equivalent: MO-220

Drawing No. C04-122

Revised 11/3/03

14-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)




	Units		INCHES*		Ν	IILLIMETERS	6
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-005

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil Body (SOIC)



	Units		INCHES*		N	1ILLIMETERS	
Dimer	nsion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	А	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter § Significant Characteristic


3 **0**.g.......

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-065

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body (TSSOP)



	Units		INCHES		N	IILLIMETERS	S*
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.026			0.65	
Overall Height	А			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	Е	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	¢	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. JEDEC Equivalent: MO-153

Drawing No. C04-087

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada and

1-480-792-7302 for the rest of the world.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	n: Name	
	Company	
	City / State / ZIP / Country	<u>.</u>
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	Ild you like a reply?YN	
Dev	ice: PIC12F635/PIC16F636	Literature Number: DS41232A
Que	stions:	
1.	What are the best features of this do	ocument?
2.	How does this document meet your	hardware and software development needs?
3.	Do you find the organization of this of	document easy to follow? If not, why?
4.	What additions to the document do y	you think would enhance the structure and subject?
5.	What deletions from the document c	ould be made without affecting the overall usefulness?
0.		
6.	Is there any incorrect or misleading i	information (what and where)?
7.	How would you improve this docume	ent?

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

NOTES:

INDEX

1	۱.
r	١

Absolute Maximum Ratings	
AC Characteristics	
Industrial and Extended	121
Load Conditions	
Analog Input Connection Considerations	
Assembler	
MPASM Assembler	

В

Block Diagrams
Analog Input Model
Ceramic Resonator Operation
Clock Source
Comparator C1 Output61
Comparator C2 Output62
Comparator I/O Operating Modes for PIC12F635 59
Comparator I/O Operating Modes for PIC16F636 60
Comparator Voltage Reference (CVREF)
External Clock Mode
Fail-Safe Clock Monitor (FSCM)
In-Circuit Serial Programming Connection
Interrupt Logic
On-Chip Reset Circuit
PIC12F6355
PIC16F6366
Quartz Crystal Operation27
RA0 Pin
RA1 Pin41
RA2 Pin
RA3 Pin42
RA4 Pin43
RA5 Pin43
RC Mode28
RC0 and RC1 Pins45
RC2, RC3 and RC5 Pins45
RC4 Pin
RCIO Mode
Recommended MCLR Circuit
Timer1
TMR0/WDT Prescaler49
Watchdog Timer (WDT)
Brown-out Detect (BOD)
Associated Registers 80
Specifications

С

C Compilers	
MPLAB C17	106
MPLAB C18	106
MPLAB C30	106
CLKOUT and I/O Timing Requirements	123
Clock Sources	
Associated Registers	
External Clock Modes	
Internal Clock Modes	
Modes	
Oscillator Configuration	25
Clock Switching	
Fail-Safe Clock Monitor	
Two-Speed Clock Start-up	
Code Examples	
Assigning Prescaler to Timer0	51
Assigning Prescaler to WDT	51

Data EEPROM Read	71
Data EEPROM Write	71
Indirect Addressing	24
Initializing PORTA	35
Initializing PORTC	45
Saving Status and W Registers in RAM	
Ultra Low-Power Wake-up Initialization	39
Write Verify	71
Code Protection	92
Comparator Voltage Reference (CVREF)	64
Accuracy/Error	64
Configuring	64
Specifications	126
Comparators	57
Associated Registers	66
C2OUT as T1 Gate	53, 63
Configurations	59
Effects of a Reset	65
Interrupts	63
Operation	58
Operation During Sleep	65
Outputs	63
Response Time	65
Specifications	126
Synchronizing C2OUT w/ Timer1	63
Configuration Bits	
CPU Features	

D

Data EEPROM Memory	
Associated Registers	72
Code Protection	69, 72
Endurance	71
Protection Against Spurious Write	72
Using	71
Data Memory	9
DC and AC	
Characteristics Graphs and Tables	127
DC Characteristics	
Extended	116
Industrial	114
Industrial and Extended	113, 118
Demonstration Boards	
PICDEM 1	108
PICDEM 17	109
PICDEM 18R	109
PICDEM 2 Plus	108
PICDEM 3	108
PICDEM 4	108
PICDEM LIN	109
PICDEM USB	109
PICDEM.net Internet/Ethernet	
Development Support	105
Device Overview	5

PIC12F635/PIC16F636

Ε

EECON1 (EEPROM Control 1) Register	70
EECON2 (EEPROM Control 2) Register	70
EEPROM Data Memory	
Reading	71
Write Verify	71
Writing	71
Electrical Specifications	
Errata	
Evaluation and Programming Tools	
External Clock Timing Requirements	

F

Fail-Safe Clock Monitor	
Fail-Safe Condition Clearing	
Reset and Wake-up from Sleep	
Firmware Instructions	95

G

General Purpose Register (GPR) File9
-------------------------------	---------

I

ID Locations	. 92
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	. 93
Indirect Addressing, INDF and FSR Registers	.24
Instruction Format	. 95
Instruction Set	. 95
ADDLW	. 97
ADDWF	. 97
ANDLW	-
ANDWF	. 97
BCF	. 97
BSF	. 97
BTFSC	. 97
BTFSS	. 97
CALL	
CLRF	
CLRW	
CLRWDT	
COMF	
DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	
MOVF	
MOVLW	
MOVWF	
NOP	
RETFIE	-
RETLW	
RETURN	-
RLF	
RRF	-
SLEEP	
SUBLW	-
SUBWF	
SWAPF	
XORLW	-
XORWF	
Summary Table	. 96
Internal Oscillator Block	

INTOSC Specifications 122
Interrupts
Associated Registers
Comparators
Context Saving
Data EEPROM Memory Write 70
Interrupt-on-change
PORTA Interrupt-on-change
RA2/INT
TMR0
INTOSC Specifications
К
KEELOQ
REELUQ
L
Load Conditions
Load Conditions
Μ
MCLR
Internal
Memory Organization9
Data9
Data EEPROM Memory 69
Program9
MPLAB ASM30 Assembler, Linker, Librarian 106
MPLAB ICD 2 In-Circuit Debugger 107
MPLAB ICE 2000 High-Performance
Universal In-Circuit Emulator
MPLAB ICE 4000 High-Performance
Universal In-Circuit Emulator 107
MPLAB Integrated Development
Environment Software
MPLAB PM3 Device Programmer
MPLINK Object Linker/MPLIB Object Librarian
0
Opcode Field Descriptions
Oscillator Start-up Timer (OST)
Specifications
Specifications
Р
-
Packaging
Details
Marking129
PCL and PCLATH23
Computed GOTO 23
Stack
PICkit 1 Flash Starter Kit 109
PICSTART Plus Development Programmer 108
Pin Diagrams
Pinout Descriptions
PIC12F635

PIC12F635/PIC16F636

PORTA	35
Additional Pin Functions3	35
Interrupt-on-change3	
Ultra Low-Power Wake-up	39
Weak Pull-down	35
Weak Pull-up3	35
Associated Registers 4	14
Pin Descriptions and Diagrams4	10
RA0/C1IN+/ICSPDAT/ULPWU Pin 4	10
RA1/C1IN-/ICSPCLK Pin 4	11
RA2/ <u>T0CKI</u> /INT/C1OUT Pin4	
RA3/ <u>MCL</u> R/VPP PIN4	
RA4/T1G/OSC2/CLKOUT Pin4	
RA5/T1CKI/OSC1/CLKIN Pin4	
PORTC	-
Associated Registers 4	
RC0/C2IN+ Pin4	
RC2 Pin	-
RC3 Pin	
RC4/C2OUT Pin	
Power Control (PCON) Register	
Power-Down Mode (Sleep)	
Power-on Reset	8
Power-up Timer (PWRT)	
Specifications	
Precision Internal Oscillator Parameters	<u>'2</u>
Prescaler	
Shared WDT/Timer05	
Switching Prescaler Assignment	
PRO MATE II Universal Device Programmer	
Product Identification	
Program Memory	9
Program Memory Map and Stack PIC12F635	~
	-
PIC16F636 Programmable Low-Voltage Detect (PLVD) Module	
• • • •	
Programming, Device Instructions9	JO

R

Read-Modify-Write Operations	. 95
Registers	
CMCON0 (Comparator Control 0)	. 57
CMCON1 (Comparator Control 1)	
CONFIG (Configuration Word)	. 76
EEADR (EEPROM Address)	
EECON1 (EEPROM Control 1)	. 70
EEDAT (EEPROM Data)	. 69
INTCON (Interrupt Control)	
IOCA (Interrupt-on-change PORTA)	. 38
LVDCON (Low-Voltage Detect Control)	. 67
OPTION_REG (Option)18	, 50
OSCCON (Oscillator Control)	. 34
OSCTUNE (Oscillator Tuning)	. 29
PCON (Power Control)	. 22
PIE1 (Peripheral Interrupt Enable 1)	. 20
PIR1 (Peripheral Interrupt Request 1)	
PORTA	. 37
PORTC	. 47
Reset Values	. 83
Reset Values (Special Registers)	. 84
Status	
T1CON (Timer1 Control)	. 54
TRISA (PORTA Tri-State)	
TRISC (PORTC Tri-State)	
VRCON (Voltage Reference Control)	. 65
WDA (Weak Pull-up/Pull-down PORTA)	
· · · ·	

WDTCON (Watchdog Timer Control)
S
Software Simulator (MPLAB SIM) 106
Software Simulator (MPLAB SIM30) 106
Special Function Registers (SFR)
Maps
PIC12F635 10
PIC16F636 11
Summary
PIC12F635, Bank 0 12
PIC12F635, Bank 1 13
PIC12F635/PIC16F636, Bank 2
PIC16F636, Bank 0 14
PIC16F636, Bank 1 15
Status Register
IRP Bit 17
RP Bits 17

Т

•	
Time-out Sequence	80
Timer0	49
Associated Registers	51
Interrupt	49
Operation	49
ТОСКІ	50
Using with External Clock	50
Timer0 and Timer1	
External Clock Requirements	125
Timer1	52
Associated Registers	55
Asynchronous Counter Mode	55
Reading and Writing	55
Interrupt	53
Modes of Operations	53
Operation During Sleep	55
Oscillator	55
Prescaler	53
Timer1 Gate	
Inverting Gate	53
Selecting Source	
Synchronizing C2OUT w/ Timer1	
TMR1H Register	52
TMR1L Register	52
Timing Diagrams	
Brown-out Detect (BOD)	124
Brown-out Detect Situations	79
CLKOUT and I/O	122
External Clock	121
Fail-Safe Clock Monitor (FSCM)	33
INT Pin Interrupt	87

Reset, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer 123
Single Comparator58
Time-out Sequence on Power-up (Delayed MCLR) 82
Time-out Sequence on Power-up (MCLR with VDD)82
Timer0 and Timer1 External Clock125
Timer1 Incrementing Edge53
Two-Speed Start-up32
Wake-up from Sleep through Interrupt92
Timing Parameter Symbology120
TRISA
Two-Speed Clock Start-up Mode

U

۷

Voltage Reference. See Comparator Voltage Reference (CVREF).

W

Wake-up from Sleep	
Wake-up Reset (WUR)	
Wake-up using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	
Control	
Oscillator	
Specifications	124
WWW, On-Line Support	

PIC12F635/PIC16F636

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	¥	<u>/xx</u>	<u>xxx</u>	Exa	amples:
Device	Temperature Range	Package	Pattern	a) b)	PIC12F635-E/P 301 = Extended Temp., PDIP package, 20 MHz, QTP pattern #301 PIC12F635-I/S = Industrial Temp., SOIC package, 20 MHz
Device	PIC12F635T: PIC16F636:	Standard VDD ((Tape and Ree Standard VDD ((Tape and Ree	I) range		
Temperature Range		40°C to +85°C 40°C to +125°C			
Package	MF = P = SN = SL = ST =	DFN-S (6x5 m PDIP (300 mil) SOIC (Gull wir SOIC (Gull wir TSSOP (4.4 m) ng, 150 mil body, 8-pin) ng, 150 mil body, 14-pin))	
Pattern	3-Digit Patter	n Code for QTF	P (blank otherwise)		



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033. China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571 China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China

Tel: 86-532-5027355 Fax: 86-532-5027205

India **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781

Netherlands

P. A. De Biesbosch 14 NL-5152 SC Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom 505 Eskdale Road Winnersh Triangle

Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/17/04