## FEATURES:

- $5 \Omega$ switches connect inputs to outputs
- Zero propagation delay
- Direct bus connect
- Live insertion capability
- Low power CMOS proprietary technology
- Bus exchange allows nibble swap
- TTL-compatible control inputs
- Available in 80-pin MillipaQ (Q3) Package


## DESCRIPTION:

The QS34X383 provides four sets of eight high-speed CMOS TTLcompatible bus switches. The low ON resistance ( $5 \Omega$ ) of the QS34X383 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Bus Enable ( $\overline{\mathrm{BEn}}$ ) signals turn the switches on. The Bus Exchange ( BXn ) signals provide nibble swap of the $A B$ and $C D$ pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a 16-bit 2-to-1 multiplexer and to create low delay barrel shifters, etc.

The QS34X383 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

| BE1 | 1 | 80 | $\mathrm{V}_{\mathrm{Cc}}$ |
| :---: | :---: | :---: | :---: |
| Co | 2 | 79 | D3 |
| A0 | 3 | 78 | B3 |
| B0 | 4 | 77 | - A |
| D0 | 5 | 76 | C3 |
| C1 | 6 | 75 | - 2 |
| A1 | 7 | 74 | B2 |
| B1 | 8 | 73 | A2 |
| D1 | 9 | 72 | C 2 |
| GND | 10 | 71 | BX1 |
| $\overline{\mathrm{BE} 2}$ | 11 | 70 | $\mathrm{V}_{\mathrm{cc}}$ |
| C4 | 12 | 69 | D7 |
| A4 | 13 | 68 | B7 |
| B4 | 14 | 67 | A7 |
| D4 | 15 | 66 | C7 |
| C5 | 16 | 65 | D6 |
| A5 | 17 | 64 | B6 |
| B5 | 18 | 63 | A6 |
| D5 | 19 | 62 | C6 |
| GND | 20 | 61 | BX2 |
| $\overline{\mathrm{BE} 3}$ | 21 | 60 | $\mathrm{V}_{\mathrm{cc}}$ |
| C8 | 22 | 59 | D11 |
| A8 | 23 | 58 | B11 |
| B8 | 24 | 57 | A11 |
| D8 | 25 | 56 | C11 |
| C9 | 26 | 55 | D10 |
| A9 | 27 | 54 | B10 |
| B9 | 28 | 53 | A10 |
| D9 | 29 | 52 | C10 |
| GND | 30 | 51 | BX3 |
| $\overline{\mathrm{BE} 4}$ | 31 | 50 | $\mathrm{V}_{\mathrm{cc}}$ |
| C12 | 32 | 49 | D15 |
| A12 | 33 | 48 | B15 |
| B12 | 34 | 47 | A15 |
| D12 | 35 | 46 | C15 |
| C13 | 36 | 45 | D14 |
| A13 | 37 | 44 | B14 |
| B13 | 38 | 43 | A14 |
| D13 | 39 | 42 | C14 |
| GND | 40 | 41 | ] BX4 |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| Vterm $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| Vterm $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| $\mathrm{~V}_{\text {AC }}$ | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| Iout | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation $\left(\mathrm{TA}_{\mathrm{A}}=85^{\circ} \mathrm{C}\right)$ | 1.4 | W |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc Terminals.
3. All terminals except Vcc.

## CAPACITANCE

$\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}\right.$, VOUT $=0 \mathrm{~V}$ )

| Pins | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: |
| Control Inputs | 8 | pF |
| Quickswitch Channels (Switch OFF) | 8 | pF |

## NOTE:

1. This parameter is guaranteed at characterization but not tested.

## PIN DESCRIPTION

| Pin Names | $I / O$ | Description |
| :---: | :---: | :--- |
| $A x, B x$ | $I / O$ | Buses A, B |
| $C x, D x$ | $I / O$ | Buses C, D |
| $\overline{B E n}$ | I | Bus Switch Enable |
| $B X n$ | I | Bus Exchange |

## FUNCTION TABLE(1)

| $\overline{\mathbf{B E n}}$ | $\mathbf{B X n}$ | $\mathbf{A x}$ | $\mathbf{B x}$ | Function |
| :---: | :---: | :---: | :---: | :--- |
| $H$ | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-Z$ | Disconnect |
| L | L | Cx | Dx | Connect |
| L | H | Dx | Cx | Exchange |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care
Z = High-Impedence

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{1)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs | 2 | - | - | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Inputs | - | - | 0.8 | V |
| IIN | Input Leakage Current (Control Inputs) | $\mathrm{V} \leq$ VIN $\leq$ Vcc, Control Inputs | - | - | $\pm 5$ | $\mu \mathrm{~A}$ |
| IOZ | Off-State Current (Hi-Z) | OV $\leq$ VoUT $\leq$ Vcc, Switches Off | - | - | $\pm 5$ | $\mu \mathrm{~A}$ |
| RoN | Switch On Resistance ${ }^{(2)}$ | VcC $=$ Min., VIN $=$ OV, ION $=30 \mathrm{~mA}$ | - | 6 | 8 | $\Omega$ |
| RoN | Switch On Resistance ${ }^{(2)}$ | VCC $=$ Min., VIN $=2.4 \mathrm{~V}$, ION $=15 \mathrm{~mA}$ | - | 12 | 17 | $\Omega$ |

## NOTES:

1. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.
2. Measures by voltage drop between the AB and CD pin at the indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A or B, C or D) pins.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | Vcc $=$ Max., $\overline{\mathrm{BEn}}=\mathrm{GND}$ or Vcc, $\mathrm{f}=0$ | 6 | mA |
| $\Delta \mathrm{ICC}$ | Power Supply Current per Control Input HIGH ${ }^{(2)}$ | Vcc $=$ Max., $\overline{\mathrm{BEn}}=3.4 \mathrm{~V}, \mathrm{f}=0$ | 2.5 | mA |
| ICCD | Dynamic Power Supply Current per MHZ ${ }^{(3)}$ | VcC $=$ Max., A and B pins open <br> Control Input Toggling at $50 \%$ Duty Cycle | 0.25 | $\mathrm{~mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TLL driven input ( $\mathrm{VIN}=3.4 \mathrm{~V}$, control inputs only). A, B, C, and D pins do not contribute to $\Delta \mathrm{lcc}$.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The $A$ and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$
CLOAD $=50 \mathrm{pF}$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Data Propagation Delay (1,3) AxBx to CxDx, CxDx to AxBx | - | - | $0.25{ }^{(2)}$ | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \\ & \hline \end{aligned}$ | Switch Turn-On Delay $\overline{B E n}$ to $A x, B x, C x, D x$ | 1.5 | - | 6.5 | ns |
| $\begin{aligned} & \mathrm{tPLZ} \\ & \mathrm{tPHZ} \\ & \hline \end{aligned}$ | Switch Turn-Off Delay ${ }^{(1)}$ $\overline{B E n}$ to $A x, B x, C x, D x$ | 1.5 | - | 5.5 | ns |
| tBX | Switch Multiplex Delay ${ }^{(1)}$ $B X$ to $A x, B x, C x, D x$ | 1.5 | - | 6.5 | ns |
| $\left\|Q_{c ı}\right\|$ | Charge Injection ${ }^{(4,5)}$ | - | 1.5 | - | pC |

## NOTES:

1. This parameter is guaranteed but not tested
2. The time constant for the switch alone is of the order of 0.25 ns for $\mathrm{CL}=50 \mathrm{pF}$.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Measured at switch turn off, $A$ to $C$, load $=50 \mathrm{pF}$ in parallel with 10 meg scope probe, VIN at $\mathrm{I}=0 \mathrm{~V}$.
5. Measured at switch turn off through bus multiplexer, $A$ to $C \geq A$ to $D, B$ connected to $C$, load $=50 \mathrm{pF}$ in parallel with 10 meg scope probe, VIN at $A=$ 0 V . Charge injection is reduced because the injection from the turn off of the A to C switch is compensated by the turn on of the B to C switch.

## ORDERING INFORMATION



CORPORATE HEADQUARTERS
for SALES:
2975 Stender Way
Santa Clara, CA 95054
fax: 408-492-8674
www.idt.com*

