## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- $5 \Omega$ bidirectional switches connect inputs to outputs
- Zero propagation delay, zero ground bounce
- Ultra low power with $0.2 \mu \mathrm{~A}$ typical ICC
- Undershoot clamp diodes on all switch and control pins
- Two enables control five bits each
- Available in SOIC, QSOP, and TSSOP Packages


## DESCRIPTION:

The QS3L384 provides a set of ten high-speed CMOS TTL-compatible bus switches. The low ON resistance of the QS3L384 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Bus Enable (BE) signals turn the switches on. Two bus enable signals are provided, one for each of the upper and lower five bits of the two 10-bit buses.

The QS3L384 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## APPLICATIONS

- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3 V )
- Power Conservation
- Capacitance reduction and isolation
- Bus isolation
- Clock gating

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



SOIC/ QSOP/ TSSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| Iout | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation $\left(\mathrm{TA}_{\mathrm{A}}=85^{\circ} \mathrm{C}\right)$ | 0.5 | W |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc Terminals.
3. All terminals except Vcc.

## CAPACITANCE

$\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}\right.$, Vout $=0 \mathrm{~V}$ )

| Pins | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| Control Inputs | 3 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 5 | 7 | pF |

NOTE:

1. This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

| Pin Names | $1 / 0$ | Description |
| :---: | :---: | :--- |
| A0-A9 | $1 / 0$ | Bus A |
| Bo-B9 | $1 / 0$ | Bus B |
| $\overline{\mathrm{BEA}}, \overline{\mathrm{BEB}}$ | I | Bus Switch Enable |

## FUNCTION TABLE(1)

| $\overline{\mathrm{BEA}}$ | $\overline{\mathrm{BEB}}$ | B0 - B4 | B5-B6 | Function |
| :---: | :---: | :---: | :---: | :---: |
| H | H | Hi-Z | Hi-Z | Disconnect |
| L | H | A0-A4 | Hi-Z | Connect |
| H | L | Hi-Z | A5-A9 | Connect |
| L | L | A0 - A4 | A5-A9 | Connect |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
Z = High-Impedence

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Pins | 2 | - | - | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Pins | - | - | 0.8 | V |
| IIN | Input Leakage Current (Control Inputs) | $0 \mathrm{~V} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-State Current (Hi-Z) | OV $\leq$ Vout $\leq$ Vcc | - | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance | $\mathrm{Vcc}=$ Min., $\mathrm{VIN}=0 \mathrm{~V}$, $\mathrm{ION}=30 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
| Ron | Switch ON Resistance | $\mathrm{Vcc}=$ Min., $\mathrm{VIN}=2.4 \mathrm{~V}$, $\mathrm{ION}=15 \mathrm{~mA}$ | - | 10 | 15 | $\Omega$ |
| Vp | Pass Voltage ${ }^{(2)}$ | $\mathrm{VIN}=\mathrm{VCC}=5 \mathrm{~V}$, IOUT $=-5 \mu \mathrm{~A}$ | 3.7 | 4 | 4.2 | V |
| IofF | Input/Output Power Off Leakage | Vcc $=0 \mathrm{~V}$., VIN or Vo $\leq 4.5 \mathrm{~V}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

NOTES:

1. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Pass voltage is guaranteed but not production tested.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | $\mathrm{Vcc}=$ Max., VIN $=$ GND or Vcc, $\mathrm{f}=0$ | 0.2 | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcC}$ | Power Supply Current per Control Input HIGH ${ }^{(2)}$ | $\mathrm{Vcc}=$ Max., $\mathrm{VIN}=3.4 \mathrm{~V}, \mathrm{f}=0$ | - | 1.5 | mA |
| ICCD | Dynamic Power Supply Current per MHz ${ }^{(3)}$ | Vcc = Max., A and B pins open <br> Control Input Toggling at 50\% Duty Cycle | - | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
3. Per TLL driven input ( $\mathrm{V} I \mathrm{~N}=3.4 \mathrm{~V}$, control inputs only). A and B pins do not contribute to $\Delta \mathrm{lcc}$.
4. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The $A$ and $B$ inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Industrial: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$
$C_{\text {LOAd }}=50 \mathrm{pF}$, RLOAD $=500 \Omega$

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Data Propagation Delay ${ }^{(2,4)}$ Ax to Bx, Bx to Ax | - | - | $0.25{ }^{(3)}$ | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | Switch Turn-on Delay $\overline{\mathrm{BEA}}, \overline{\mathrm{BEB}}$ to $\mathrm{Ax}, \mathrm{Bx}$ | 1.5 | - | 6.5 | ns |
| $\begin{aligned} & \text { tPLZ } \\ & \text { tPHZ } \end{aligned}$ | Switch Turn-off Delay ${ }^{(2)}$ $\overline{\mathrm{BEA}}, \overline{\mathrm{BEB}}$ to $\mathrm{Ax}, \mathrm{Bx}$ | 1.5 | - | 5.5 | ns |

## NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The time constant for the switch alone is of the order of 0.25 ns for $\mathrm{CL}=50 \mathrm{pF}$.
4. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## ORDERING INFORMATION



Small Outline IC (SO24-2)
Quarter Size Outline Package (SO24-8)
Thin Shrink Small Outline Package (SO24-9)

High Speed Low Power CMOS 10-Bit Bus Switch

CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

