



# LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

QS5919

## FEATURES:


- 5V operation
- Low noise CMOS level outputs
- < 500ps output skew, Q<sub>0</sub>-Q<sub>4</sub>
- 2xQ output, Q outputs,  $\bar{Q}$  output, Q/2 output
- Outputs 3-state and reset while OE/ $\bar{RST}$  low
- PLL disable feature for low frequency testing
- Internal loop filter RC network
- Functional equivalent to Motorola MC88915
- Positive or negative edge synchronization ( $\overline{PE}$ )
- Balanced drive outputs  $\pm 36mA$
- 160MHz maximum frequency (2xQ output)
- Available in QSOP and PLCC packages

## DESCRIPTION


The QS5919 Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to one of two reference clock inputs. Eight outputs are available: 2xQ, Q<sub>0</sub>-Q<sub>4</sub>,  $\bar{Q}$ <sub>5</sub>, Q/2. Careful layout and design ensure < 500ps skew between the Q<sub>0</sub>-Q<sub>4</sub>, and Q/2 outputs. The QS5919 includes an internal RC filter which provides excellent jitter characteristics and eliminates the need for external components. Various combinations of feedback and a divide-by-2 in the VCO path allow applications to be customized for linear VCO operation over a wide range of input SYNC frequencies. The PLL can also be disabled by the PLL\_EN signal to allow low frequency or DC testing. The LOCK output asserts to indicate when phase lock has been achieved. The QS5919 is designed for use in high-performance workstations, multi-board computers, networking hardware, and mainframe systems. Several can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks.

For more information on PLL clock driver products, see Application Note AN-227.


## FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**



QSOP  
TOP VIEW



PLCC  
TOP VIEW

**ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Rating	Max.	Unit	
AVDD/VDD	Supply Voltage to Ground	-0.5 to +7	V	
VIN	DC Input Voltage VIN	-0.5 to +7	V	
	Maximum Power Dissipation (TA = 85°C)	QSOP	655	mW
		PLCC	770	mW
TSTG	Storage Temperature Range	-65 to +150	°C	

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE** (TA = 25° C, f = 1MHz, VIN = 0V)

Parameter	QSOP		PLCC		Unit
	Typ.	Max.	Typ.	Max.	
CIN	3	4	4	6	pF

## PIN DESCRIPTION

Pin Name	I/O	Description
SYNC0	I	Reference clock input
SYNC1	I	Reference clock input
REF_SEL	I	Reference clock select. When 1, selects SYNC1. When 0, selects SYNC0.
FREQ_SEL	I	VCO frequency select. For choosing optimal VCO operating frequency depending on input frequency.
FEEDBACK	I	PLL feedback input which is connected to a user selected output pin. External feedback provides flexibility for different output frequency relationships. See the Frequency Selection Table for more information.
Q0-Q4	O	Clock outputs
$\overline{Q5}$	O	Clock output. Matched in frequency, but inverted with respect to Q.
2xQ	O	Clock output. Matched in phase, but frequency is double the Q frequency.
Q/2	O	Clock output. Matched in phase, but frequency is half the Q frequency.
LOCK	O	PLL lock indication signal. 1 indicates positive lock. 0 indicates that the PLL is not locked and outputs may not be synchronized to the inputs.
OE/ $\overline{RST}$	I	Output enable/asynchronous reset. Resets all output registers. When 0, all outputs are held in a tri-stated condition. When 1, outputs are enabled.
PLL_EN	I	PLL enable. Enables and disables the PLL. Useful for testing purposes.
$\overline{PE}$	I	When $\overline{PE}$ is LOW, outputs are synchronized with the positive edge of SYNC. When HIGH, outputs are synchronized with the negative edge of SYNC.
VDD	—	Power supply for output buffers.
AVDD	—	Power supply for phase lock loop and other internal circuitries.
GND	—	Ground supply for output buffers.
AGND	—	Ground supply for phase lock loop and other internal circuitries.

## OUTPUT FREQUENCY SPECIFICATIONS

Industrial:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $AV_{DD}/V_{DD} = 5.0V \pm 10\%$

Symbol	Description	- 55	- 70	- 100	- 133	- 160	Units
F <sub>MAX_2XQ</sub>	Max Frequency, 2xQ	55	70	100	133	160	MHz
F <sub>MAX_Q</sub>	Max Frequency, Q0 - Q4, $\overline{Q5}$	27.5	35	50	66.5	80	MHz
F <sub>MAX_Q/2</sub>	Max Frequency, Q/2	13.75	17.5	25	33.25	40	MHz
F <sub>MIN_2XQ</sub>	Min Frequency, 2xQ	20	20	20	20	20	MHz
F <sub>MIN_Q</sub>	Min Frequency, Q0 - Q4, $\overline{Q5}$	10	10	10	10	10	MHz
F <sub>MIN_Q/2</sub>	Min Frequency, Q/2	5	5	5	5	5	MHz

## FREQUENCY SELECTION TABLE

FREQ_SEL	Output Used for Feedback	SYNC (MHz) (allowable range) <sup>(1)</sup>		Output Frequency Relationships <sup>(2)</sup>			
		Min.	Max	Q/2	$\overline{Q_5}$	Q <sub>0</sub> - Q <sub>4</sub>	2XQ
HIGH	Q/2	F <sub>MIN_Q/2</sub>	F <sub>MAX_Q/2</sub>	SYNC	- SYNC X 2	SYNC X 2	SYNC X 4
HIGH	Q <sub>0</sub> - Q <sub>4</sub>	F <sub>MIN_Q</sub>	F <sub>MAX_Q</sub>	SYNC / 2	- SYNC	SYNC	SYNC X 2
HIGH	$\overline{Q_5}$	F <sub>MIN_Q</sub>	F <sub>MAX_Q</sub>	- SYNC / 2	SYNC	- SYNC	- SYNC X 2
HIGH	2xQ	F <sub>MIN_2XQ</sub>	F <sub>MAX_2XQ</sub>	SYNC / 4	- SYNC / 2	SYNC / 2	SYNC
LOW	Q/2	F <sub>MIN_Q/2 / 2</sub>	F <sub>MAX_Q/2 / 2</sub>	SYNC	- SYNC X 2	SYNC X 2	SYNC X 4
LOW	Q <sub>0</sub> - Q <sub>4</sub>	F <sub>MIN_Q / 2</sub>	F <sub>MAX_Q / 2</sub>	SYNC / 2	- SYNC	SYNC	SYNC X 2
LOW	$\overline{Q_5}$	F <sub>MIN_Q / 2</sub>	F <sub>MAX_Q / 2</sub>	- SYNC / 2	SYNC	- SYNC	- SYNC X 2
LOW	2xQ	F <sub>MIN_2XQ / 2</sub>	F <sub>MAX_2XQ / 2</sub>	SYNC / 4	- SYNC / 2	SYNC / 2	SYNC

**NOTES:**

1. Operation in the specified SYNC frequency range guarantees that the VCO will operate in its optimal range of 20MHz to F<sub>MAX\_2xQ</sub>. Operation with Sync inputs outside specified frequency ranges may result in out-of-lock outputs. FREQ\_SEL only affects VCO frequency and does not affect output frequencies.
2. The lock output pin (LOCK) may not indicate reliably for VCO frequencies below 30MHz.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: T<sub>A</sub> = -40°C to +85°C, AV<sub>DD</sub>/V<sub>DD</sub> = 5.0V ± 10%

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Logic HIGH Level	2	—	—	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Logic LOW Level	—	—	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -36mA	V <sub>DD</sub> - 0.75	—	—	V
		I <sub>OH</sub> = -100µA	V <sub>DD</sub> - 0.2	—	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 36mA	—	—	0.45	V
		V <sub>DD</sub> = Min., I <sub>OL</sub> = 100µA	—	—	0.2	V
V <sub>H</sub>	Input Hysteresis	—	—	100	—	mV
I <sub>OZ</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>DD</sub> or GND, V <sub>DD</sub> = Max.	—	—	5	µA
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = AV <sub>DD</sub> or GND, AV <sub>DD</sub> = Max.	—	—	5	µA
I <sub>PD</sub>	Input Pull-Down Current ( $\overline{PE}$ )	AV <sub>DD</sub> = Max., V <sub>IN</sub> = AV <sub>DD</sub>	—	—	100	µA

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions	Typ.	Max.	Unit
I <sub>DDQ</sub>	Quiescent Power Supply Current	V <sub>DD</sub> = Max., OE/ $\overline{RST}$ = LOW, SYNC = LOW, All outputs unloaded		1.5	mA
ΔI <sub>DD</sub>	Power Supply Current per Input HIGH	V <sub>DD</sub> = Max., V <sub>IN</sub> = 3.4V	0.4	1.5	mA
I <sub>DDD</sub>	Dynamic Power Supply Current <sup>(1)</sup>	V <sub>DD</sub> = Max., C <sub>L</sub> = 0pF	0.2	0.4	mA/MHz

**NOTE:**

1. Relative to the frequency of Q outputs.

## INPUT TIMING REQUIREMENTS

Symbol	Description <sup>(1)</sup>	Min.	Max.	Unit
t <sub>R</sub> , t <sub>F</sub>	Maximum input rise and fall times, 0.8V to 2V	—	3	ns
F <sub>I</sub>	Input Clock Frequency, SYNC <sub>0</sub> , SYNC <sub>1</sub> <sup>(1)</sup>	2.5	F <sub>MAX_2XQ</sub>	MHz
t <sub>PWC</sub>	Input clock pulse, HIGH or LOW <sup>(2)</sup>	2	—	ns
DH	Duty cycle, SYNC <sub>0</sub> , SYNC <sub>1</sub> <sup>(2)</sup>	25	75	%

**NOTES:**

1. See Output Frequency and Frequency Selection tables for more detail on allowable SYNC input frequencies for different speed grades with different FEEDBACK and FREQ\_SEL combinations.
2. Where pulse width implied by DH is less than t<sub>PWC</sub> limit, t<sub>PWC</sub> limit applies





## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter <sup>(1)</sup>	Min.	Max.	Unit
t <sub>SKR</sub>	Output Skew Between Rising Edges, Q <sub>0</sub> -Q <sub>4</sub> and Q/2 <sup>(2)</sup>	—	500	ps
t <sub>SKF</sub>	Output Skew Between Falling Edges, Q <sub>0</sub> -Q <sub>4</sub> and Q/2 <sup>(2)</sup>	—	500	ps
t <sub>SKALL</sub>	Output Skew, All Outputs <sup>(2,5)</sup>	—	750	ps
t <sub>PW</sub>	Pulse Width, 2xQ output, >40MHz	T <sub>cy</sub> /2 – 0.4	T <sub>cy</sub> /2 + 0.4	ns
t <sub>PW</sub>	Pulse Width, Q <sub>0</sub> -Q <sub>4</sub> , $\overline{Q_5}$ , Q/2 outputs, 80MHz	T <sub>cy</sub> /2 – 0.4	T <sub>cy</sub> /2 + 0.4	ns
t <sub>J</sub>	Cycle-to-Cycle Jitter <sup>(4)</sup>	– 0.15	0.15	ns
t <sub>PD</sub>	SYNC Input to Feedback Delay <sup>(6)</sup>	– 500	0	ps
t <sub>LOCK</sub>	SYNC to Phase Lock	—	10	ms
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time, OE/ $\overline{RST}$ LOW to HIGH <sup>(3)</sup>	0	14	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time, OE/ $\overline{RST}$ HIGH to LOW <sup>(3)</sup>	0	14	ns
t <sub>R</sub> , t <sub>F</sub>	Output Rise/Fall Times, 0.2V <sub>DD</sub> – 0.8V <sub>DD</sub>	0.3	2.5	ns

**NOTES:**


1. See Test Loads and Waveforms for test load and termination.
2. Skew specifications apply under identical environments (loading, temperature, V<sub>DD</sub>, device speed grade).
3. Measured in open loop mode PLL\_EN = 0.
4. Jitter is characterized with Q output at 20MHz. See Frequency Selection Table for information on proper FREQ\_SEL level for specified input frequencies.
5. Skew measured at selected synchronization edge.
6. t<sub>PD</sub> measured at device inputs at 1.5V, Q output at 80MHz.

**AC TEST LOADS AND WAVEFORMS**



**TTL INPUT TEST WAVEFORM**


**CMOS OUTPUT WAVEFORM**



**ENABLE AND DISABLE TIMES**

TEST CIRCUIT 1 is used for output enable/disable parameters.  
 TEST CIRCUIT 2 is used for all other timing parameters.

## AC TIMING DIAGRAM



### NOTES:


1. AC Timing Diagram applies to Q output connected to FEEDBACK and  $\overline{PE} = GND$ . For  $\overline{PE} = V_{DD}$ , the negative edge of FEEDBACK aligns with the negative edge of SYNC input, and the negative edges of the multiplied and divided outputs align with the negative edge of SYNC.
2. All parameters except  $t_{PD}$  are measured at  $0.5V_{DD}$ ;  $t_{PD}$  is measured at  $1.5V$ .

## PLL OPERATION

The Phase Locked Loop (PLL) circuit included in the QS5919 provides for replication of incoming SYNC clock signals. Any manipulation of that signal, such as frequency multiplying or inversion is performed by digital logic following the PLL (see the block diagram). The key advantage of the

PLL circuit is to provide an effective zero propagation delay between the output and input signals. In fact, adding delay circuits in the feedback path, 'propagation delay' can even be negative! A simplified schematic of the QS5919 PLL circuit is shown below.

## SIMPLIFIED DIAGRAM OF QS5919 FEEDBACK




The phase difference between the output and the input frequencies feeds the VCO which drives the outputs. Whichever output is fed back, it will stabilize at the same frequency as the input. Hence, this is a true negative feedback closed loop system. In most applications, the output will optimally have zero phase shift with respect to the input. In fact, the internal loop filter on the QS5919 typically provides within 150ps of phase shift between input and output.

If the user wishes to vary the phase difference (typically to compensate for backplane delays), this is most easily accomplished by adding delay circuits to the feedback path. The respective output used for feedback will be advanced by the amount of delay in the feedback path. All other outputs will retain their proper relationships to that output.



## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

*\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
TurboClock is a registered trademark of Integrated Device Technology, Inc.*