CMOS 4-Bit Microcontroller

TMP47C101P, TMP47C201P TMP47C101M, TMP47C201M

The TMP47C101/201 are high speed and high performance 4-bit single chip microcomputers, integrating ROM, RAM, input / output ports and timer/counters on a chip. The TMP47C101/201 are the standard LSI in the TLCS-47E series. In addition, they have the output port with LED direct drive capability.

Part No.	ROM RAM		Package	OTP
TMP47C101P	10240 6:4	Caa hit	P-DIP16-300-2.54A	TMP47P201VP
TMP47C101M	1024 × 8-bit	64 × 4-bit	P-SOP16-300-1.27	_
TMP47C201P	20490 6:4	1204 hit	P-DIP16-300-2.54A	TMP47P201VP
TMP47C201M	2048 × 8-bit	128 × 4-bit	P-SOP16-300-1.27	_

Features

4-bit single chip microcomputer

•Instruction execution time: 1.3 μ s (at 6 MHz)

Low voltage operation: 2.2 V (at 2 MHz RC)

◆89 basic instructions

ROM table look-up instructions

◆Subroutine nesting: 15 levels max

◆5 interrupt sources (External: 2, Internal: 3) All sources have independent latches each, and multiple

interrupt control is available.

I/O port (11 pins)

12-bit Timer / Counters (TC2)

Timer, event counter, and pulse width measurement


- 12-bit programmable Timer (TC1)
- ◆Interval Timer
- High current outputs

LED direct drive capability: typ. 20 mA × 4 bits (Port R4)

Hold function

Battery / Capacitor back-up

◆Real Time Emulator: BM4721A + BM1160 (for DIP)



For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, processed agriculture). These

personal equipment, office equipment, measuring equipment, industrial robotics, domestic applications (colingular, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's


The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


The information contained herein is subject to change without notice.

6-01-1 2000-10-19

Pin Assignment (Top View)



Block Diagram



Pin Function

Pin Name	Input / Output	Func	Functions					
R43 to R40	I/O		t I/O port with latch. en used as input port, the latch must be set to "1". ry bit data is possible to be set, cleared and tested by the bit manipulation					
R53 to R50		instruction of the L-register indirect address	instruction of the L-register indirect addressing.					
R81 (T2)	1/O/Innut)	2-bit I/O port with latch. When used as input port, external inter-	Timer / Counter 2 external input					
R80 (INT2)	I/O(Input)	rupt input pin, or timer / counter external input pin, the latch must be set to "1".	External interrupt 2 input					
XIN	Input	Resonator connecting pins. For inputting external clock, XIN is used and XOUT is opened.						
XOUT	Output							
RESET	Input	Reset signal input						
HOLD (INT1)	I/O (Input)	Hold request / release signal input	External interrupt 1 input and R82 I/O					
VDD	Power Supply	+5 V						
vss	. citc. Supply	0 V (GND)						

6-01-3 2000-10-19

Operational Description

Concerning the TMP47C101/201, the configuration and functions of hardwares are described. The basic instructions of configuration in the TMP47C101/201 is the same as those of TLCS-47 series.

1. System Configuration

- ◆ Internal CPU Function
 - 2.1 Program Counter (PC)
 - 2.2 Program Memory (ROM)
 - 2.3 H Register, L Register
 - 2.4 Data Memory (RAM)
 - Stack
 - Stack Pointer Word (SPW)
 - Data Counter (DC)
 - 2.5 ALU, Accumulator
 - 2.6 Flags
 - 2.7 System Controller
 - 2.8 Interrupt Controller
 - 2.9 Reset Circuit
- Peripheral Hardware Function
 - 3.1 I/O Ports
 - 3.2 Interval Timer
 - 3.3 Timer / Counters (TC1, TC2)

6-01-4 2000-10-19

2. Internal CPU Function

2.1 Program Counter (PC)

The program counter is a 11-bit binary counter which indicates the address of the program memory storing the next instruction to be executed. Normally, the PC is incremented by the number of bytes of the instruction every time it is fetched. When a branch instruction or a subroutine instruction has been executed or an interrupt has been accepted, the specified values listed in Table 2-1 are set to the PC. The PC is initialized to "0" during reset.




Figure 2-1. Configuration of Program Counter

The PC can directly address a 2048-byte address space. However, with the short branch, the following points must be considered:

• Short branch instruction [BSS a]

In [BSS a] instruction execution, when the branch condition is satisfied, the value specified in the instruction is set to the lower 6 bits of the PC. That is, [BSS a] becomes the in-page branch instruction. When [BSS a] is stored at the last address of the page, the upper 5 bits of the PC point the next page, so that branch is made to the next page.

"	structi or perati	Condition			Program Counter (PC) PC ₁₀ PC ₉ PC ₈ PC ₇ PC ₆ PC ₅ PC ₄ PC ₃ PC ₂ PC ₁							T PC ₀			
u o	BS	a	SF = 1 (Branch condition is satisfied)			F=1									
- i	SF = 0 (Branch co			(Branch condition is not satisfied)	+ 2										
2	3		SF = 1	Lower 6-bit address ≠ 111111	Hold			lmı	mediat	e data s	specifie	d by th	e instru	uction	
v			3F = 1	Lower 6-bit address = 111111 (last address in page)	+ 1			lmı	Immediate data specified by the instruction					uction	
_ _			SF = 0							+ 1					
l°	CALL	a					lmm	ediate	data sp	ecified	by the	instruc	tion		
0	CALL	Sa			0	0	0		ta genera pecified b			diate	1	1	0
ت ب	RET		The return address restored from stace					ck							
9 V	RETI						Т	ne retu	rn addr	ess rest	ored fr	om sta	ck		
اسُ	Othe	rs		Incremented by the number of bytes in the instruction											
	Interrupt acceptance				0	0	0	0	0	0	0	Inte	rrupt v	ector	0
	Reset				0	0	0	0	0	0	0	0	0	0	0

Table 2-1. Status Change of Program Counter

2.2 Program Memory (ROM)

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC.

The fixed data can be read by using the table look-up instructions.

• Table look-up instructions

[LDL A, @DC], [LDH A, @DC+]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A, @DC] instruction reads the lower 4 bits of fixed data, and [LDH A, @DC+] instruction reads the upper 4 bits.

The DC is a 12-bit register, allowing it to address the entire program memory space.

In this case, the upper bit of the DC (MSB) is ignored. (not effective valid)




Figure 2-2. Configuration of Program Memory


2.2.1 Program Memory Capacity

The TMP47C101 has 1024 \times 8 bits (addresses 000_H through 3FF_H) of program memory (mask ROM), the TMP47C201 has 2048 \times 8 bits (addresses 000_H through 7FF_H).

Figure 2-3 shows the program memory map. Address $000_{\rm H}$ - $086_{\rm H}$ of the program memory are also used for special purposes.

2.2.2 Program Memory Map

On the TMP47C101, no physical program memory exists in the address range $400_{\rm H}$ through 7FF_H. However, if this space is accessed by program, the most significant bit of each address is always regarded as "0" and the contents of the program memory corresponding to the address $000_{\rm H}$ through 3FF_H are read.



Note: Address 004H and 005H can be used to store ordinary user's processing data.

Figure 2-3. Program Memory Map

Electrical Characteristics

Absolute Maximum Ratings $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Ratings	Unit				
Supply Voltage	V_{DD}	- 0.3 to 6.5		– 0.3 to 6.5	V			
Input Voltage	V_{IN}					- 0.3 to V _{DD} + 0.3		٧
Output Voltage	V _{OUT}		-0.3 to $V_{DD} + 0.3$		٧			
Output Current (Box 1 pin)	I _{OUT1}	Port R4	30	mA				
Output Current (Per 1 pin)	I _{OUT2}	Ports R5, R8, HOLD	3.2					
Output Current (Total)	Σ I _{OUT}	Port R4		60	mΑ			
Power Dissipation [Tons - 70°C]	PD		DIP	300	mW			
Power Dissipation [Topr = 70°C]	PD		SOP	180	mvv			
Soldering Temperature (time)	Tsld			260 (10 s)		260 (10 s)	°C	
Storage Temperature	Tstg	– 55 to 125		– 55 to 125	°C			
Operating Temperature	Topr			– 30 to 70	°C			

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant.

Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions $V_{SS} = 0$

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins		Con	Conditions		Max	Unit	
			Normal	Crystar	fc = 6.0 MHz	4.5			
Supply Voltage	1 ,,			or ceramic	fc = 4.2 MHz	2.7		l _v l	
	V _{DD}		mode		fc = 2.5 MHz	2.2	5.5	'	
			HOLD mode	ı	_	2.0			
	V _{IH1}	Except Hysteresis Input		In the normal		$V_{DD} \times 0.7$			
Input High Voltage	V_{IH2}	Hysteresis Input		operating area		$V_{DD} \times 0.75$	V_{DD}	٧	
	V _{IH3}			In the HOLD mode		$V_{DD} \times 0.9$			
	V _{IL1}	Except Hysteresis Input		In the normal			$V_{DD} \times 0.3$		
Input Low Voltage	V_{IL2}	Hysteresis Input		operating area		0	$V_{DD} \times 0.25$	V	
	V _{IL3}			In the HOLD mode			$V_{DD} \times 0.1$		
	requency fc		XIN, XOUT		V _{DD} = 4.5 to 5.5 V		6.0	MHz	
Clock Frequency					$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		4.2		
				V _{DD} = 2.2 to 5.5 V (RC)			2.5		

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

DC Characteristics

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit	
Hysteresis Voltage	V _{HS}	Hysteresis Input		_	0.7	ı	٧	
Input Current	I _{IN1}	RESET, HOLD				± 2		
	I _{IN2}	Open drain output ports	$\sqrt{V_{DD}} = 3.3 \text{ V}, V_{IN} = 3.3 \text{ V} / \text{U V}$	-	_	± 2	μ Α	
Input Resistance	R _{IN}	RESET		100	220	450	kΩ	
Input Low Current	I _{IL}	Push-pull output ports	$V_{DD} = 5.5 \text{ V}, \ V_{IN} = 0.4 \text{ V}$	-	ı	- 2	mA	
Output Leakage Current	I _{LO}	Open drain output ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	-	-	2	μΑ	
Output High Voltage		Push-pull output ports	$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -200 \ \mu\text{A}$	2.4	-	1	.,	
	V _{OH}		$V_{DD} = 2.2 \text{ V}, \ I_{OH} = -5 \mu A$	2.0	1	1	V	
Output Low			V _{DD} = 4.5 V, I _{OL} = 1.6 mA	-	1	0.4	V	
Voltage	V _{OL}	Except XOUT and port R4	$V_{DD} = 2.2 \text{ V}, \ I_{OL} = 20 \ \mu\text{A}$	-	1	0.1	V	
Output Low Current	I _{OL1}	Port R4	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	_	20	1	mA	
			V _{DD} = 5.5 V, fc = 4 MHz	_	2	4		
Supply Current (in the Normal operating mode)	I _{DD}		V _{DD} = 3.0 V, fc = 4 MHz	-	1	2	mA	
			V _{DD} = 3.0 V, fc = 400 kHz	-	0.5	1		
Supply Current (in the HOLD operating mode)	I _{DDH}		V _{DD} = 5.5 V	-	0.5	10	μΑ	

Note 1: Typ. values show those at Topr = 25° C, $V_{DD} = 5 V$.

Note 2: Input Current I_{IN1} : The current through resistor is not included.

Note 3: Supply Current: $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V} (V_{DD} = 5.5 \text{ V}) \text{ or } 2.8 \text{ V} / 0.2 \text{ V} (V_{DD} = 3.0 \text{ V})$

AC Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions		Min	Тур.	Max	Unit
Instruction Cycle Time			$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1.3		20	
	tcy		$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	1.9	_		μs
			V _{DD} = 2.2 to 5.5 V	3.2			
Librah lawal Clash, mulaa Wiishha	t _{WCH}	For external clock operation	V _{DD} ≧2.7 V	80		-	
High level Clock pulse Width			V _{DD} <2.7 V	160			ns
Love lovel Clock pulse Width	1		V _{DD} ≧2.7 V	80	_		113
Low level Clock pulse Width	t _{WCL}		V _{DD} <2.7 V	160			

Recommended Oscillating Conditions

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$

(1) 6 MHz

Ceramic Resonator

CSA6.00MGU (MURATA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ KBR-6.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ EFOEC6004A4 (NATIONAL) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ XIN XOUT
6 MHz or
4 MHz
C_{XIN} C_{XOUT}

(2) 4 MHz

Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ EFOEC4004A4 (NATIONAL) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ C_{XIN} XOUT R_{XOUT} C_{XOU}


Crystal Oscillator

204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT} = 20 pF$

(3) 400 kHz

Ceramic Resonator


 $\begin{array}{lll} \text{CSB400B (MURATA)} & \text{C}_{\text{XIN}} = \text{C}_{\text{XOUT}} = 220 \text{ pF}, \text{ R}_{\text{XOUT}} = 6.8 \text{ k}\Omega \\ \text{KBR-400B (KYOCERA)} & \text{C}_{\text{XIN}} = \text{C}_{\text{XOUT}} = 100 \text{ pF}, \text{ R}_{\text{XOUT}} = 10 \text{ k}\Omega \\ \text{EFOA400K04B (NATIONAL)} & \text{C}_{\text{XIN}} = \text{C}_{\text{XOUT}} = 470 \text{ pF}, \text{ R}_{\text{XOUT}} = 0 \Omega \\ \end{array}$





(4) RC Oscillation ($V_{SS} = 0 \text{ V}, V_{DD} = 5.0 \text{ V}, \text{Topr} = 25^{\circ}\text{C}$)


2 MHz (Typ.) $C_{XIN} = 33 \, PF, R_X = 10 \, k\Omega$ 400 kHz (Typ.) $C_{XIN} = 100 \, PF, R_X = 30 \, k\Omega$


Typical Characteristics


























6-01-36 2000-10-19