CMOS 4-Bit Microcontroller

TMP47C206M/P

The TMP47C206 has Low Voltage Detector, Pulse output, Zero-cross detector based on the TLCS-470 series.

Part No.	ROM RAM		Package	ОТР
TMP47C206P	20480 6:4	1204 6:4	P-DIP20-300-2.54A	TMP47P206VP
TMP47C206M	2048 × 8-bit	128 × 4-bit	P-SOP20-300-1.27	TMP47P206VM –

Features

◆ 4-bit single chip microcomputer

Instruction execution time: 1.0 μs (at 8 MHz)

90 basic instructions

Instruction set is the same as TLCS-470 series

Table look-up instructions

Subroutine nesting: 15 levels max

5 interrupt sources (External: 2, Internal: 3)

All sources have independent latches each, and selectable priority exists for external interrupts

- I/O port (15pins including 3 Tri-state I/O ports)
- Two 12-bit Timer/Counters

Timer, event counter, and pulse width measurement mode

- Interval Timer
- ▶ Watchdog Timer
- Pulse output

Buzzer drive/carrier for remote controller

- RESET Output
- Zero-cross detector interrupt (Wake-Up possible in HOLD mode)
- Low Voltage Detector
- High current outputs


LED direct drive capability or TRIAC control:

typ.20 mA \times 5 bits (Port 4, R50)

Hold function

Battery/Capacitor back-up

◆Real Time Emulator: BM47C206



For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments traffic signal instruments control instruments medical instruments. transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's


The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


The information contained herein is subject to change without notice.

6-06-1 2000-10-19

Pin Assignment



Block Diagram



Pin Function

Pin Name	Input / Output	Functions					
R43 to R40		4-bit I/O port with latch (R7 port has only 2-bit).	High Current Port				
R53 to R51		When used as input port, the latch must be set to "1".	Tri-State port				
R50	I/O (Output)		High Current port				
R71 (PULSE)		Every bit data is possible to be set, cleared and tested by the bit manipulation instruction of	Pulse output				
R70 (RESOUT)		the L-register indirect addressing.	Reset signal output				
R83 (T1)		4-bit I/O port with latch.	Timer / Counter 1 external input				
R82 (ZIN)	I/O (Input)	When used as input port, external interrupt input pin, or timer / counter external input pin,	zero-cross interrupt input				
R81 (T2)	i/O (input)		Timer / Counter 2 external input				
R80 (ĪNT)		the latch must be set to "1".	External interrupt input				
XIN	Input	Resonator connecting pins.					
хоит	Output	For inputting external clock, XIN is used and XOUT	is opened.				
RESET	Input	Reset signal input					
HOLD (KEO)	Input (Input)	Hold request / release signal input	Sense input				
VDD	Dayyar Cumply	+ 5 V					
VSS	Power Supply	0 V (GND)					

Operational Description

1. System Configuration

- ◆ Internal CPU Function
 - 2.1 Program Counter (PC)
 - 2.2 Program Memory (ROM)
 - 2.3 H Register, L Register
 - 2.4 Data Memory (RAM)
 - Stack
 - Stack Pointer Word (SPW)
 - Data Counter (DC)
 - 2.5 ALU and Accumulator
 - 2.6 Flags
 - 2.7 System Controller
 - 2.8 Interrupt Function
 - 2.9 Reset Circuit
 - Reset Output
 - Low Voltage Detector

Peripheral Hardware Function

- 3.1 I/O Ports
- 3.2 Interval Timer
- 3.3 Timer / Counters (TC1, TC2)
- 3.4 Watchdog Timer
- 3.5 Pulse Output
- 3.6 Zero-cross detector

2. Internal CPU Function

2.1 Program Counter (PC)

The program counter is a 11-bit binary counter which indicates the address of the program memory storing the next instruction to be executed. Normally, the PC is incremented by the number of bytes of the instruction every time it is fetched. When a branch instruction or a subroutine instruction has been executed or an interrupt has been accepted, the specified values listed in Table 2-1 are set to the PC. The PC is initialized to "0" during reset.




Figure 2-1. Configuration of Program Counter

The PC can directly address a 2048-byte address space. However, with the short branch, the following points must be considered:

• Short branch instruction [BSS a]

In [BSS a] instruction execution, when the branch condition is satisfied, the value specified in the instruction is set to the lower 6 bits of the PC. That is, [BSS a] becomes the in-page branch instruction. When [BSS a] is stored at the last address of the page, the upper 5 bits of the PC point the next page, so that branch is made to the next page.

In	struction		Condition	_				_	n Count					
0	peration			PC ₁₀	PC ₉	PC ₈	PC ₇	PC ₆	PC ₅	PC ₄	PC ₃	PC ₂	PC ₁	PC ₀
0	BS a	SF = 1 (Branch	condition is satisfied)		Immediate data specified by the instruction									
c t i		SF = 0	(Branch condition is not satisfied)						+ 2					
2		SF = 1 Lower 6-bit address \neq 111111 Lower 6-bit address = 111111 (last address in page)			Н	old		lm	mediate	e data s	pecifie	d by th	e instru	ıction
l n s t	BSS a				-	⊦ 1		lm	mediate	data s	pecifie	d by th	e instru	ıction
_ _		SF = 0		+ 1										
°	CALL a					lmn	nediate	data sp	ecified	by the	instruc	tion		
0	CALLS a			0 0 0 The data generated by the immediate 1 1 0						0				
ت ب	RET					Т	he retui	n addr	ess rest	ored fro	om sta	ck		
0 W	RETI			The return address restored from stack										
Гû	Others			Incremented by the number of bytes in the instruction										
	errupt eptance			0 0 0 0 0 0 Interrupt vector					ector	0				
	Reset			0	0	0	0	0	0	0	0	0	0	0

Table 2-1. Status Change of Program Counter

2.2 Program Memory (ROM)

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC.

The fixed data can be read by using the table look-up instructions.

Table look-up instructions

[LDL A, @DC], [LDH A, @DC+]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A, @DC] instruction reads the lower 4 bits of fixed data, and [LDH A, @DC+] instruction reads the upper 4 bits.

The DC is a 12-bit register, allowing it to address the entire program memory space.

Example: When [LDL A, @DC] instruction is executed with the DC value being 7A0_H and the contents of program memory address 7A0_H being 58_H, "8" is stored in the accumulator; when [LDH A, @DC+] instruction is executed, "5" is stored in the accumulator and the DC value is incremented to 7A1_H.




Figure 2-2. Configuration of Program Memory


6-06-5

2.2.1 Program Memory Capacity

The TMP47C206 has 2048 \times 8 bits (addresses 000_H through 7FF_H) of program memory (mask ROM).

2.2.2 Program Memory Map

Figure 2-3 shows the program memory map. Address $000_{\rm H}$ to $086_{\rm H}$ of the program memory are also used for special purposes.



Note: Address 004_H and 005_H can be used to store ordinary user's processing data.

Figure 2-3. Program Memory Map

2.3 H Register and L Register

The H register and the L register are 4-bit general registers. They are also used as a register pair (HL) for the data memory (RAM) addressing pointer. The RAM consists of pages, each page being 16 words long (1 word = 4 bits). The H register specifies a page and the L register specifies an address in the page.

The L register has the auto-post-increment/decrement capability, implementing the execution of composite instructions. For example, [ST A, @HL+] instruction automatically increments the contents of the L register after data transfer.

During the execution of [SET @L], [CLR @L], or [TEST @L] instructions, the L register is also used to specify the bits corresponding to I/O port pins R53-R40, R70, R71 (the indirect addressing of port bits by the L register).

Example: To write immediate values "5" and "FH" to data memory addresses 10H and 11H.

LD HL,#10H ; HL←10_H

ST #5,0HL+ ; RAM $[10_H] \leftarrow 5_H$, LR \leftarrow LR + 1 ST #0FH,0HL+ ; RAM $[11_H] \leftarrow F_H$, LR \leftarrow LR + 1

6-06-6 2000-10-19

Electrical Characteristics

 $(V_{SS} = 0 V)$ **Absolute Maximum Ratings**

Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	V_{DD}		– 0.3 to 6.5	V	
Input Voltage	V_{IN}		-0.3 to $V_{DD} + 0.3$	٧	
Output Voltage	V _{OUT}		- 0.3 to V _{DD} + 0.3	٧	
Outrout Compant (Par 1 min)	I _{OUT1}	Port R4, R50	30	W	
Output Current (Per 1 pin)	I _{OUT2}	Port R51 to R53, R8, R70, R71	3.2	· V	
Output Company (Tatal)	Σ I _{OUT1}	Port R4, R50	100	A	
Output Current (Total)	Σ I _{OUT2}	Port R51 to 53, R8, R70, R71	28.8	mA	
December 1	DD	SOP	150	\4/	
Power Dissipation [Topr = 85°C]	PD	DIP	250	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		- 40 to 85	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Pins		Con	ditions	Min	Max	Unit
			Normal	Crystar or	fc = 8 MHz	4.0 (2.7) (Note 2)		
Committee and	.,			ceramic	fc = 4.2 MHz	4.0 (2.2) (Note 2)	F 7	l _v l
Supply Voltage	V_{DD}		mode	RC	fc = 2.5 MHz	4.0 (2.2) (Note 2)	5.7	
			HOLD mode	-	-	4.0 (2.0) (Note 2)		
	V _{IH1}	Except Hysteresis Input		In the normal		$V_{DD} \times 0.7$		
Input High Voltage	V _{IH2}	Hysteresis Input		operating area		$V_{DD} \times 0.75$	V_{DD}	V
	V _{IH3}			In the HOLD mode		$V_{DD} \times 0.9$		
	V_{IL1}	Except Hysteresis Input		In the normal			$V_{DD} \times 0.3$	
Input Low Voltage	V_{IL2}	Hysteresis Input		operating area		0	$V_{DD} \times 0.25$	V
	V_{IL3}			In the HOLD mode			$V_{DD} \times 0.1$	
Clock Frequency				V _{DD} = 2.7 to 5.7 V			8	
	quency fc		XIN, XOUT		2.2 to 5.7 V	1	4.2	MHz
					to 5.7 V (RC)		2.5	

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: LVD id initially enable and initial Min. V_{DD} is 4.0 V. After LVD is disabled above 4.0 V. Min. V_{DD} will be 2.7 or 2.2 to 2.0 V.

> 6-06-39 2000-10-19

DC Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit	
Hysteresis Voltage	V _{HS}	Hysteresis Input		ı	0.7	-	٧	
	I _{IN1} (Note 1)	RESET, HOLD						
Input Current	I _{IN2}	Open drain output ports	$V_{DD} = 5.7 \text{ V}, V_{IN} = 5.7 \text{ V} / 0 \text{ V}$	-	-		μA	
Input Resistance	R _{IN}	RESET		100	220	450		
Pull down Resistance	R _{PD}	R82		22	70	160	kΩ	
Input Low Current	I _{IL}	Push-pull output ports	$V_{DD} = 5.7 \text{ V}, \ V_{IN} = 0.4 \text{ V}$	-	_	- 2	mA	
Output Leakage Current	I _{LO}	Open drain output ports	$V_{DD} = 5.7 \text{ V}, \ V_{OUT} = 5.7 \text{ V}$	-	_	2	μA	
			$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -100 \ \mu\text{A}$	4.8	_	_		
Output High	V _{OH}	Push-pull output ports	$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -200 \ \mu\text{A}$	2.4	_	_	v	
Input Current Input Resistance Pull down Resistance Input Low Current Output Leakage Current			$V_{DD} = 2.2 \text{ V}, \ I_{OH} = -5 \mu\text{A}$	2.0	_	-		
	V _{OL1}	Port R8, R7, R51 to R53	$V_{DD} = 4.5 \text{ V}, I_{OL} = 3.3 \text{ mA}$	-	_	1.0		
			$V_{DD} = 4.5 \text{ V}, \ I_{OL} = 1.6 \text{ mA}$	-	_	0.4	- v	
Output Low			$V_{DD} = 2.2 \text{ V}, \ I_{OL} = 20 \ \mu\text{A}$	-	_	0.1		
•		Port R4, R50	$V_{DD} = 4.5 \text{ V}, \ I_{OL} = 15 \text{ mA}$	-	_	1.0		
	V_{OL2}		$V_{DD} = 4.5 \text{ V}, \ I_{OL} = 7 \text{ mA}$	-	_	0.4		
Output Low Voltage Output Low Current Supply Current			$V_{DD} = 2.2 \text{ V}, \ I_{OL} = 50 \ \mu\text{A}$	-	_	0.1		
	Open drain output ports $V_{DD} = 5.7 \text{ V}, V_{OUT} = 5.7 \text{ V}$ It High ye It High ye Voh Push-pull output ports $V_{DD} = 4.5 \text{ V}, I_{OH} = -100 \mu\text{A}$ $V_{DD} = 4.5 \text{ V}, I_{OH} = -200 \mu\text{A}$ $V_{DD} = 4.5 \text{ V}, I_{OH} = -5 \mu\text{A}$ $V_{DD} = 2.2 \text{ V}, I_{OL} = 3.3 \text{mA}$ $V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{mA}$ $V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{mA}$ $V_{DD} = 2.2 \text{ V}, I_{OL} = 20 \mu\text{A}$ $V_{DD} = 4.5 \text{ V}, I_{OL} = 15 \text{mA}$ $V_{DD} = 4.5 \text{ V}, I_{OL} = 7 \text{mA}$ $V_{DD} = 4.5 \text{ V}, I_{OL} = 50 \mu\text{A}$ $V_{DD} = 2.2 \text{ V}, I_{OL} = 50 \mu\text{A}$ $V_{DD} = 4.5 \text{ V}, V_{OL} = 0.4 \text{ V}$ $V_{DD} = 4.5 \text{ V}, V_{OL} = 0.4 \text{ V}$ $V_{DD} = 4.5 \text{ V}, V_{OL} = 0.4 \text{ V}$ $V_{DD} = 5.7 \text{ V}, fc = 8 \text{MHz}$ $V_{DD} = 5.7 \text{ V}, fc = 8 \text{MHz}$ $V_{DD} = 5.7 \text{ V}, fc = 4 \text{MHz}$	1.6	_	-				
Output Low Current			$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	15	_	_	mA	
Input Current Input Resistance R Pull down Resistance Input Low Current Output Leakage Current Output High Voltage V Output Low Voltage V Supply Current (in the Normal operating mode) (Note 2) Supply Current (in the HOLD operating mode) (Note 2)	I _{OL2}	Port R4, R50	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 0.4 \text{ V}$	7	17	_		
			$V_{DD} = 5.7 \text{ V}, \text{ fc} = 8 \text{ MHz}$	-	3	6		
Supply Current			V _{DD} = 5.7 V, fc = 4 MHz	-	2	4		
`	I _{DD}		V _{DD} = 3.0 V, fc = 4 MHz	-	1	2	mA	
			V _{DD} = 3.0 V, fc = 1 MHz	-	0.6	1.2		
		LVD always Enable	V _{DD} = 5.7 V	_	50	200		
•	I _{DDH}	LVD On and Off	V _{DD} = 5.7 V	_	2.5	20	μA	
Injection Current	I _{ZC}	R82		_	_	1	mA	

< General Conditions>

Typ. values show those at $T_{opr} = 25$ °C, $V_{DD} = 5$ V.

Note 1: Input Current I_{INT1} : The current through resistor is not included.

Note 2: Supply Current: $V_{IN} = 5.5 \text{ V} / 0.2 \text{ V} (V_{DD} = 5.7 \text{ V}) \text{ or } 2.8 \text{ V} / 0.2 \text{ V} (V_{DD} = 3.0 \text{ V})$

AC Characteristics

 $(V_{SS} = 0 \text{ V, Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Cor	nditions	Min	Тур.	Max	Unit
			$V_{DD} = 2.7 \text{ to } 5.7 \text{ V}$	1.0		8	
Instruction Cycle Time	tcy		V _{DD} = 2.2 to 5.7 V	1.9] _		μs
			RC Oscillation	3.2			
	t _{WCH}	For external - clock operation	V _{DD} ≧ 2.7 V	60			
High level Clock pulse Width			V _{DD} <2.7 V	120	_		
	t _{WCL}		V _{DD} ≧ 2.7 V	60		_	ns
Low level Clock pulse Width			V _{DD} <2.7 V	120			
Delay Reset Output Signal	t _{rd}	fc = 1 MHz		-	1	16	μS


Low Voltage Detector Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter		Symbol	Conditions	Min	Тур.	Max	Unit
LVD internal time	(Note 1)	t _{int}		8.5	ı	128	ms
LVD Enable time	(Note 1)	t _{en}		100	-	_	μ S
LVD pulse width	(Note 1, 2)	t _{LVD}		50	-	-	μS
Detection Voltage	(Note 3)		LVDDTY = 0 LVDD = 0	2.7	3.3	3.8	
		V_{LV}	LVDDTY = 1 LVDD = 0	2.2	2.7	3.3	V
LVD Operating Voltage	(Note 1)	V _{LVD}		2.0	-	-	V

Note 1: These parameters are characterized but not tested.

Note 2: Less than Min. t_{LVD} , CPU will not be reset.




Note 3: Detection voltage has typ. 0.2 V hysteresis (Refer to Figure 2-24)


Zero-Cross Detection Characteristics

 $(V_{SS} = 0 \text{ V, Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Zero-cross Accuracy	Tazc	fzc = 45 to 65 Hz	-	-	90	μs
Injection Current	lzc		-	-	1	mA
Pull-down resistance	R _{PD}		22	70	160	kΩ

(*) Measurement conditions





Recommended Oscillating Conditions

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.2 \text{ to } 5.7 \text{ V}, \text{Topr} = -40 \text{ to } 85^{\circ}\text{C})$

(1) 8 MHz


Ceramic Resonator

CSA8.00MGU (MURATA) KBR-8.0MS (KYOCERA) EFOEC8004A4 (NATIONAL)

 $C_{XIN} = C_{XOUT} = 30 pF$

 $C_{XIN} = C_{XOUT} = 30 pF$

 $C_{XIN} = C_{XOUT} = 30 pF$



(2) 6 MHz

Ceramic Resonator

CSA6.00MGU (MURATA) $C_{XIN} = C_{XOUT} = 30 pF$ KBR-6.0MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 pF$ EFOEC6004A4 (NATIONAL) $C_{XIN} = C_{XOUT} = 30 pF$

(3) 4 MHz

Ceramic Resonator

 $C_{XIN} = C_{XOUT} = 30 pF$ CSA4.00MGU (MURATA) KBR-4.0MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 pF$ EFOEC4004A4 (NATIONAL) $C_{XIN} = C_{XOUT} = 30 pF$

Crystal Oscillator

204B-6F 4.0000 $C_{XIN} = C_{XOUT} = 20 pF$ (TOYOCOM)


(4) 1 MHz

Ceramic Resonator

CSA1.00MGU $C_{XIN} = C_{XOUT} = 30 pF$ (MURATA) KBR-1.0MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 pF$ EFOEC1004A4 $C_{XIN} = C_{XOUT} = 30 pF$ (NATIONAL)

(5) RC Oscillation ($V_{SS} = 0 \text{ V}, V_{DD} = 5.0 \text{ V}, \text{ Topr} = 25^{\circ}\text{C}$) 2 MHz (Typ.)

 $C_{XIN} = 33 \text{ pF}, R_X = 10 \text{ k}\Omega$



Typical Characteristics

These graphs are for design guidance and not tested or guaranteed.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of distribution while "max" or "min" represents (mean $+3\sigma$) and (mean -3σ) respectively were σ is standard deviation.

