## $\begin{array}{c} \text{TSL1412S} \\ \text{1536} \times \text{1 LINEAR SENSOR ARRAY WITH HOLD} \end{array}$

(TOP VIEW)




TAOS045 - SEPTEMBER 2002

- 1536 × 1 Sensor-Element Organization
- 400 Dot-Per-Inch (DPI) Sensor Pitch
- High Linearity and Uniformity
- Wide Dynamic Range . . . 4000:1 (72 dB)
- Output Referenced to Ground
- Low Image Lag ... 0.5% Typ
- Operation to 8 MHz
- Single 3-V to 5-V Supply
- Rail-to-Rail Output Swing (AO)
- No External Load Resistor Required

## Description


The TSL1412S linear sensor array consists of 2 sections of 768 photodiodes, each with associated charge amplifier circuitry, aligned to form a contiguous  $1536 \times 1$  pixel array. The device incorporates a pixel data-hold function that provides simultaneous-integration start and stop times for all pixels. The pixels measure 63.5 µm by 55.5 µm with 63.5-µm center-to-center spacing and 8-µm spacing between pixels. Operation is simplified by internal logic that requires only a serial-input (SI) pulse and a clock.

The device is intended for use in a wide variety of applications including mark and code reading, OCR and contact imaging, edge detection and positioning, and optical encoding.



## Functional Block Diagram (each section)

www.taosinc.com



Texas Advanced Optoelectronic Solutions Inc. 800 Jupiter Road, Suite 205 • Plano, TX 75074 • (972) 673-0759

# TSL1412S 1536 $\times$ 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS045 – SEPTEMBER 2002

### **Terminal Functions**

TERMINAL							
NAME	NO.	1/0	DESCRIPTION				
AO1	6	0	Analog output, section 1.				
AO2	12	0	Analog output, section 2.				
CLK1	4	Ι	Clock, section 1. CLK1 controls charge transfer, pixel output, and reset.				
CLK2	10	Ι	Clock, section 2. CLK2 controls charge transfer, pixel output, and reset.				
GND	5		Ground (substrate). All voltages are referenced to GND.				
HOLD1	3	I	Hold signal. HOLD1 shifts pixel data to parallel buffer. HOLD1 is normally connected to SI1 and HOLD2 in serial mode and to SI1 in parallel mode.				
HOLD2	9	Ι	Hold signal. HOLD2 shifts pixel data to parallel buffer. HOLD2 is normally connected to SI2 in parallel mode.				
SI1	2	Ι	Serial input (section 1). SI1 defines the start of the data-out sequence.				
SI2	8	Ι	Serial input (section 2). SI2 defines the start of the data-out sequence.				
SO1	7	0	Serial output (section 1). SO1 provides a signal to drive the SI2 input in serial mode.				
SO2	11	0	Serial output (section 2). SO2 provides a signal to drive the SI input of another device for cascading or as an end-of-data indication.				
V <sub>DD</sub>	13		Supply voltage for both analog and digital circuitry.				
V <sub>PP</sub>	1		Normally grounded.				

## **Detailed Description**

The sensor consists of 1536 photodiodes, called pixels, arranged in a linear array. Light energy impinging on a pixel generates photocurrent that is then integrated by the active integration circuitry associated with that pixel.

During the integration period, a sampling capacitor connects to the output of the integrator through an analog switch. The amount of charge accumulated at each pixel is directly proportional to the light intensity on that pixel and the integration time.

The output and reset of the integrators are controlled by a 768-bit shift register and reset logic. An output cycle is initiated by clocking in a logic 1 on SI. Another signal, called HOLD, is generated from the rising edge of SI1 when SI1 and HOLD1 are connected together. This causes all 768 sampling capacitors to be disconnected from their respective integrators and starts an integrator reset period. As the SI pulse is clocked through the shift register, the charge stored on the sampling capacitors is sequentially connected to a charge-coupled output amplifier that generates a voltage on analog output AO. The integrator reset period ends 18 clock cycles after the SI pulse is clocked in. Then the next integration period begins. On the 768th clock rising edge, the SI pulse is clocked out on the SO1 pin (section 1) and becomes the SI pulse for section 2 (when SO1 is connected to SI2). The rising edge of the 769th clock cycle terminates the SO1 pulse, and returns the analog output AO of section 1 to high-impedance state. Similarly, SO2 is clocked out on the 1536th clock pulse. Note that a 1537th clock pulse is needed to terminate the SO2 pulse and return AO of Section 2 to the high-impedance state. Sections may be operated in parallel or in serial fashion.

AO is an op amp-type output that does not require an external pull-down resistor. This design allows a rail-to-rail output voltage swing. With  $V_{DD} = 5$  V, the output is nominally 0 V for no light input, 2 V for normal white level, and 4.8 V for saturation light level. When the device is not in the output phase, AO is in a high-impedance state.

The voltage developed at analog output (AO) is given by:

## $V_{out} = V_{drk} + (R_e) (E_e)(t_{int})$

where:

- V<sub>out</sub> is the analog output voltage for white condition
- V<sub>drk</sub> is the analog output voltage for dark condition
- $R_e^{int}$  is the device responsivity for a given wavelength of light given in V/( $\mu$ J/cm<sup>2</sup>)
- $E_e^{\overleftarrow{}}$  is the incident irradiance in  $\mu W/cm^2$
- t<sub>int</sub> is integration time in seconds

A 0.1  $\mu$ F bypass capacitor should be connected between V<sub>DD</sub> and ground as close as possible to the device.

Copyright © 2002, TAOS Inc.



# $\begin{array}{c} \text{TSL1412S} \\ \text{1536} \times \text{1 LINEAR SENSOR ARRAY WITH HOLD} \end{array}$

TAOS045 - SEPTEMBER 2002

### Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{DD}$ Input voltage range, $V_1$ Input clamp current, $I_{IK}$ ( $V_1 < 0$ ) or ( $V_1 > V_{DD}$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ ) Voltage range applied to any output in the high impedance or power-Continuous output current, $I_O$ ( $V_O = 0$ to $V_{DD}$ ) Continuous current through $V_{DD}$ or GND Analog output current range, $I_O$ Maximum light exposure at 638 nm Operating free-air temperature range, $T_A$ Storage temperature range, $T_{Stg}$	$\begin{array}{cccc} -0.3 \ V \ to \ V_{DD} + 0.3 V \\ -20 \ mA \ to \ 20 \ mA \\ -25 \ mA \ to \ 25 \ mA \\ off \ state, \ V_{O} & -0.3 \ V \ to \ V_{DD} + 0.3 \ V \\ -25 \ mA \ to \ 25 \ mA \\ -40 \ mA \ to \ 40 \ mA \\ -25 \ mA \ to \ 25 \ mA \ to \ 25 \ mA \\ -25 \ mB \ to \ 25 \ mA \ to \ 25 \ mA \\ -25 \ mB \ to \ 25 \ mA \ to \ 25 \ to \ 25 \ mA \ to\$
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **Recommended Operating Conditions**

3 0 V <sub>DD</sub> × 0.7	5	5.5	V
-		17	
0.7 × חחV		V <sub>DD</sub>	V
60 -		V <sub>DD</sub>	V
0		$V_{DD} {\times} 0.3$	V
400		1100	nm
5		8000	kHz
0.194		100	ms
0.098		100	ms
20			ns
0			ns
0		70	°C
		330	pF
300			Ω
	400 5 0.194 0.098 20 0 0	400 5 0.194 0.098 20 0 0	400 1100   5 8000   0.194 100   0.098 100   20 0   0 70   330 330

NOTE 1: SI must go low before the rising edge of the next clock pulse.



## TSL1412S 1536 imes 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS045 - SEPTEMBER 2002

## Electrical Characteristics at $f_{clock}$ = 1 MHz, $V_{DD}$ = 5 V, $T_A$ = 25°C, $\lambda_p$ = 640 nm, $t_{int}$ = 5 ms, $R_L$ = 330 $\Omega$ , $E_e$ = 12.5 $\mu$ W/cm<sup>2</sup> (unless otherwise noted) (see Note 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vout	Analog output voltage (white, average over 1280 pixels)	See Note 3	1.6	2	2.4	V	
V <sub>drk</sub>	Analog output voltage (dark, average over 1280 pixels)	E <sub>e</sub> = 0	0	0.1	0.3	V	
PRNU	Pixel response nonuniformity	See Note 4			±20%		
	Nonlinearity of analog output voltage	See Note 5		±0.4%			
	Output noise voltage	See Note 6		1		mVrms	
R <sub>e</sub>	Responsivity	See Note 7	78	112		V/ (μJ/cm <sup>2</sup> )	
V <sub>sat</sub>	Analog output saturation voltage	$V_{DD}$ = 5 V, $R_L$ = 330 $\Omega$	4.5	4.8		V	
		$V_{DD}$ = 3 V, $R_L$ = 330 $\Omega$	2.5	2.8			
0	Saturation exposure	V <sub>DD</sub> = 5 V, See Note 8		155		nJ/cm <sup>2</sup>	
SE		V <sub>DD</sub> = 3 V, See Note 8		90			
DSNU	Dark signal nonuniformity	All pixels, $E_e = 0$ , See Note 9		0.05	0.15	V	
IL	Image lag	See Note 10		0.5%			
	Currents coursest	$V_{DD} = 5 V, E_e = 0$		40	55	mA	
I <sub>DD</sub>	Supply current	$V_{DD} = 3 V, E_e = 0$		30	45		
V <sub>IH</sub>	High-level input voltage		2			V	
V <sub>IL</sub>	Low-level input voltage				0.8	V	
I <sub>IH</sub>	High-level input current	$V_I = V_{DD}$			10	μΑ	
IIL	Low-level input current	$V_{I} = 0$			10	μΑ	
Ci	Input capacitance, SI			25		pF	
Ci	Input capacitance, CLK		I	25		pF	

NOTES: 2. All measurements made with a 0.1  $\mu F$  capacitor connected between  $V_{\mbox{DD}}$  and ground.

3. The array is uniformly illuminated with a diffused LED source having a peak wavelength of 640 nm.

4. PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated at the white irradiance level. PRNU includes DSNU.

5. Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white).

- 6. RMS noise is the standard deviation of a single-pixel output under constant illumination as observed over a 5-second period.
- $R_{e(min)} = [V_{out(min)} V_{drk(max)}] \div (E_e \times t_{int})$ 7.
- 8.
- $SE(min) = [V_{sat(min)} V_{drk(min)}] \times (E_e \times t_{int}) \div [V_{out(max)} V_{drk(min)}]$ DSNU is the difference between the maximum and minimum output voltage for all pixels in the absence of illumination. 9.
- 10. Image lag is a residual signal left in a pixel from a previous exposure. It is defined as a percent of white-level signal remaining after a pixel is exposed to a white condition followed by a dark condition:

$$IL = \frac{V_{out (IL)} - V_{drk}}{V_{out (white)} - V_{drk}} \times 100$$

## Timing Requirements (see Figure 1 and Figure 2)

		MIN	NOM	MAX	UNIT
t <sub>su(SI)</sub>	Setup time, serial input (see Note 11)	20			ns
t <sub>h(SI)</sub>	Hold time, serial input (see Note 11 and Note 12)	0			ns
t <sub>pd(SO)</sub>	Propagation delay time, SO		50		ns
tw	Pulse duration, clock high or low	50			ns
t <sub>r</sub> , t <sub>f</sub>	Input transition (rise and fall) time	0		500	ns

NOTES: 11. Input pulses have the following characteristics:  $t_r = 6$  ns,  $t_f = 6$  ns.

12. SI must go low before the rising edge of the next clock pulse.

Copyright © 2002, TAOS Inc.



# $\begin{array}{c} \text{TSL1412S} \\ \text{1536} \times \text{1 LINEAR SENSOR ARRAY WITH HOLD} \end{array}$

TAOS045 - SEPTEMBER 2002

Dynamic Characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 7 and 8)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ts	Analog output settling time to $\pm$ 1%	$R_L = 330 \ \Omega,  C_L = 50 \ pF$		120		ns
t <sub>pd(SO)</sub>	Propagation delay time, SO1, SO2			50		ns

## TYPICAL CHARACTERISTICS




Figure 1. Timing Waveforms (serial connection)





Figure 2. Operational Waveforms (Each Section)

## TSL1412S 1536 imes 1 LINEAR SENSOR ARRAY WITH HOLD


TAOS045 - SEPTEMBER 2002



Copyright © 2002, TAOS Inc.




TAOS045 - SEPTEMBER 2002



**TYPICAL CHARACTERISTICS** 

**APPLICATION INFORMATION** 






Copyright © 2002, TAOS Inc.

## TSL1412S 1536 $\times$ 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS045 - SEPTEMBER 2002



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Pixel centers are in line with center line of mounting holes.

#### Figure 10. TSL1412S Mechanical Specifications

TAOSINC.com

**PRODUCTION DATA** — information in this document is current at publication date. Products conform to specifications in accordance with the terms of Texas Advanced Optoelectronic Solutions, Inc. standard warranty. Production processing does not necessarily include testing of all parameters.

## NOTICE

Texas Advanced Optoelectronic Solutions, Inc. (TAOS) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. Customers are advised to contact TAOS to obtain the latest product information before placing orders or designing TAOS products into systems.

TAOS assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC. PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN CRITICAL APPLICATIONS IN WHICH THE FAILURE OR MALFUNCTION OF THE TAOS PRODUCT MAY RESULT IN PERSONAL INJURY OR DEATH. USE OF TAOS PRODUCTS IN LIFE SUPPORT SYSTEMS IS EXPRESSLY UNAUTHORIZED AND ANY SUCH USE BY A CUSTOMER IS COMPLETELY AT THE CUSTOMER'S RISK.

LUMENOLOGY is a registered trademark, and TAOS, the TAOS logo, and Texas Advanced Optoelectronic Solutions are trademarks of Texas Advanced Optoelectronic Solutions Incorporated.



## TSL1412S 1536 $\times$ 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS045 – SEPTEMBER 2002

