


SN74AS1843

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS127 – APRIL 1987

- **Center V_{CC} and GND Configuration Provides Minimum Lead Inductance in High Current Switching Applications**
- **3-State Buffer-Type Outputs Drive Bus-Lines Directly**
- **Bus-Structured Pinout**
- **Provide Extra Bus Driving Latches Necessary for Wider Address/Data Paths or Buses With Parity**
- **Buffered Control Inputs to Reduce DC Loading**
- **Power-Up High Impedance**
- **Package Options Include Plastic DIPs. Use the 'AS843 for Plastic and Ceramic Chip Carriers and "Small Outline" Package Options**
- **Dependable Texas Instruments Quality and Reliability**



description

This 9-bit latch device features three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type and have noninverting data (D) inputs.

A buffered output control (\overline{OC}) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.


The output control (\overline{OC}) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN74AS1843 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS					OUTPUT
\overline{PRE}	\overline{CLR}	\overline{OC}	C	D	Q
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q_O
X	X	H	X	X	Z

logic symbol †




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12,

SN74AS1843

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS127 – APRIL 1987

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AS1843

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS127 – APRIL 1987

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			48	mA
t _w	Pulse duration, enable C high	CLR or PRE low		4	ns
		C high		4	
t _{su}	Setup time, data before enable C ↓	2.5			ns
t _h	Hold time, data after enable C ↓	2.5			ns
t _r	Recovery time	PRE		15	ns
		CLR		14	
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -2 mA	V _{CC} - 2			V
	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.2		
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2			
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 32 mA				V
	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-50	μA
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.05	mA
I _{O‡}	V _{CC} = 5.5 V, V _O = 2.25 V	-30		-112	mA
I _{CC}	V _{CC} = 5.5 V,	Output high		37	mA
		Output low		56	
		Outputs disabled		56	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN74AS1843

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS127 – APRIL 1987

switching characteristics over recommended ranges of supply voltage and free-air temperature (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX		UNIT
			MIN	MAX	
t _{PLH}	D	Q	1	6.5	ns
t _{PHL}			1	9	
t _{PLH}	C	Q	2	12	ns
t _{PHL}			2	12	
t _{PLH}	$\overline{\text{PRE}}$	Q	2	10	ns
t _{PHL}	$\overline{\text{CLR}}$	Q	2	13	ns
t _{PZH}	$\overline{\text{OC}}$	Q	2	10.5	ns
t _{PZL}			2	13.5	
t _{PHZ}	$\overline{\text{OC}}$	Q	1	8	ns
t _{PLZ}			1	8	

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the *ALS/AS Logic Data Book, 1986*.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.