32,768 WORD x 8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

PRELIMINARY

DESCRIPTION

The TC57256AD is a 32,768 word \times 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57256AD's access time is 120ns, and the TC57256AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input. Advanced CMOS technology reduces the maximum active current to 30mA/8.3MHz and standby current to $100\mu\text{A}$. For program operation, the programming is achieved by using the high speed programming mode. TC57256AD is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.

FEATURES

 Peripheral circuit: CMOS Memory cell : N-MOS

-					
	-12	-120	-150		
VCC	5V±5%	5V	/±10%		
tACC	120ns	120ns	150ns		


· Single 5V power supply

PIN CONNECTION (TOP VIEW)

V _{PP} C	1	28	bvcc b
A12 [2	27	A14
A7 🗀	3	26	A13
A6 🗆	4	25	BA C
A5 🗀	5	24	D A 9
A4 🗆	6	23	PAll
A3 🗀	7	22	Г
A2 [8	21	A10
A1 🗀	9	20	D CE
AO 🗔	10	19	D 07
00 E	11	18	Þ 06
01 🗆	12	17	05
02	13	16	□ 04
GND	14	15	03

- Full static operation
- · High speed programming mode
- · Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, TMM27256AD and TC57256D
- · Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



PIN NAMES

1 114 MACE	
A0 ~ A14	Address Inputs
00 ∿ 07	Outputs(Inputs)
ĈĒ	Chip Enable Input
ŌĒ	Output Enable Input
V _{PP}	Program Supply Voltage
Vcc	VCC Supply Voltage (+5V)
GND	Ground

MODE SELECTION

FIODE SELECTION							
MODE	CE (20)	ŌĒ (22)	VPP (1)	V _{CC} (28)	00 ~07 (11 ~13,15 ~19)	POWER	
Read	L	L			Data Out	Active	
Output Deselect	*	Н	5V	5V	High Impedance		
Standby	H	*]		High Impedance	Standby	
Program	L	H	12.5V	6V	Data In		
Program Inhibit	H	н	12.30	(Ž)	High Impedance	Active	
Program Verify	*	L	12.75V	6.25V	Data Out		
* H or L 1); HIGH SPEED PROGRAM MODE I,							

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
VCC	V _{CC} Power Supply Voltage	-0.6 ∿ 7.0	v
V _{PP}	Program Supply Voltage	-0.6 ∿14.0	v
VIN	Input Voltage	-0.6 ~7.0	v
V _{I/O}	Input/Output Voltage	-0.6 ~V _{CC} +0.5	v
P _D	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature . Time	260 • 10	°C • sec
TSTG	Storage Temperature	-65 ~125	°C
TOPR	Operating Temperature	0 ∿ 70	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57256AD-12	TC57256AD-120/150
Ta	Operating Temperature	0 ∿ 70°C	0 ~ 70°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%	5V±10%
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6V ~ V _{CC} +0.6V	V _{CC} -0.6V ~ V _{CC} +0.6V

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDIT	'ION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	V _{IN} =0 ~ V _C	:C	-	-	±10	Aμ
ILO	Output Leakage Current	V _{OUT} =0.4	∿ v _{cc}	-		±10	μA
I _{CC01}		CE=OV f=8.3MHz		-	-	30	mA
I _{CC02}	Operating Current	I _{OUT} =OmA	f=1MHz	-	1	15	
I _{CCS1}	Charles Comment	CE=VIH		-	-	1	mA
I _{CCS2}	Standby Current	CE=V _{CC} -0.	2V	-	-	100	μA
VIH	Input High Voltage	-	•	2.2	-	V _{CC} +0.3	V
VIL	Output Low Voltage	-	•	-0.3	-	0.8	V
v _{OH}	Output High Voltage	I _{OH} =-400µ	A	2.4	-	-	V
VOL	Output Low Voltage	I _{OL} =2.1mA		-	-	0.4	V
I _{PP1}	V _{PP} Current	VPP=VCC-0.	6 ~ V _{CC} +0.6	-	-	±10	μA

A.C. CHARACTERISTICS

CANCELL	DARANTER	BEOM CONDIMION	TC57256AD-120/12		TC57256	UNIT	
SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	MIN.	MAX. 150 150 70 60	UNII
tACC	Address Access Time	CE=OE=VIL	-	120	_	150	ns
t _{CE}	CE to Output Valid	OE=VIL	-	120	-	150	ns
toE	OE to Output Valid	CE=V _{IL}	-	60	-	70	ns
t _{DF1}	CE to Output in High-Z	OE=VIL	0	50	0	60	ns
t _{DF2}	OE to Output in High-Z	CE=VIL	0	50	0	60	ns
^t OH	Output Data Hold Time	CE=OE=VIL	0	-	0	-	ns

A.C. TEST CONDITIONS

· Output Load

: 1 TTL Gate and CL=100pF

· Input Pulse Rise and Fall Times

: 10ns Max.

· Input Pulse Levels

: 0.45V ~ 2.4V


• Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER '	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CIN	Input Capacitance	v _{IN} =0v	-	4	6	pF
COUT	Output Capacitance	v _{out} =0v	-	8	12	pF

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS





HIGH SPEED PROGRAM MODE I

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	Vcc+1.0	v
VIL	Input Low Voltage	-0.3	ı	0.8	v
Vcc	V _{CC} Power Supply Voltage	5.75	6.0	6.25	v
V _{PP}	Vpp Power Supply Voltage	12.0	12.5	13.0	v

D.C. and OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

J.C. and	OI ENAITING OIL III GO I ENTE I TOO	· · · · · · · · · · · · · · · · · · ·		<u> </u>		
SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	$v_{\rm IN}=0 \sim v_{\rm CC}$	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	•	-	V
V _{OL}	Output Low Voltage	IOL=2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	•	30	mA
I _{PP2}	Vpp Supply Current	Vpp=13.0V	-	-	50	mA
V _{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, VCC=6V±0.25V, Vpp=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	με
t _{AH}	Address Hold Time	-	2		-	μs
tCES	CE Setup Time	-	0		-	ns
^t CEH	CE Hold Time	-	0		-	ns
toes	OE Setup Time	-	2	-	-	με
t _{DS}	Data Setup Time	-	2	-		μs
tDH	Data Hold Time	-	2	-	-	με
typs	Vpp Setup Time	-	2	-	-	μз
tvcs	V _{CC} Setup Time	-	2	-	-	μs
tPW	Initial Program Pulse Width	CE=V _{IL} , OE=V _{IH}	0.95	1	1.05	ms
topw	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
t _{OE}	OE to Output Valid	CE=VIH	-	-	100	ns
tDFP	OE to Output in High-Z	CE=VIH	1	-	90	ns

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and CL(100pF)

• Input Pulse Rise and Fall Times : 10ns Max. • Input Pulse Levels : $0.45 \text{V} \sim 2.4 \text{V}$

• Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overpgoram pulse may vary as a function of the counter value X.

HIGH SPEED PROGRAM OPERATION II

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	_	V _{CC} +1.0	V
VIL	Input Low Voltage	-0.3	-	0.8	v
v _{cc}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	V
V _{PP}	Vpp Power Supply Voltage	12.50	12.75	13.00	v

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Current	V _{IN} =0 ~V _{CC}	-	-	±10	μA
Output High Voltage	I _{OH} =-400μA	2.4	-	_	v
Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	v
V _{CC} Supply Current	-	-	-	30	mA
Vpp Supply Current	V _{PP} =13.0V	-	-	50	mA
A9 Auto Select Voltage	-	11.5	12.0	12.5	v
	Input Current Output High Voltage Output Low Voltage VCC Supply Current Vpp Supply Current	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input Current	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	CE Setup Time	-	0	-	-	ns
tCEH	CE Hold Time	-	0	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2		-	μs
t _{VPS}	Vpp Setup Time	-	2	-	-	μs
tvcs	V _{CC} Setup Time	*	2	-	-	μs
t _{PW}	Program Pulse Width	CE=VIL, OE=VIH	0.095	0.1	0.105	ms
tOE	OE to Output Valid	CE=VIH	-	1	100	ns
tDFP	OE to Output in High-Z	<u>CE</u> ≠V _{IH}	1	-	90	ns

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L(100pF)


• Input Pulse Rise and Fall Time : 10ns Max.

• Input Pulse Levels : 0.45V to 2.4V

• Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM MODE I (v_{CC} =6v±0.25v, v_{PP} =12.5v±0.5v)
HIGH SPEED PROGRAM MODE II (v_{CC} =6.25v±0.25v, v_{PP} =12.75v±0.25v)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
 - 2. Removing the device from socket and setting the device in socket with $v_{\rm PP}\text{=}12.5\text{V}$ (12.75V) may cause permanent damage to the device.
 - 3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57256AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537A°(Angstroms) to the chip through the transparent window.

The integrated dose (ultraviolet light intensity [w/cm²] x exposure time [sec.]) for erasure should be a minimum of 15 [w \cdot sec/cm²]


When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensity is a 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In the case, the integrated dose is 12000 [μ w/cm²] x (20 x 60) [sec] = 15 [w • sec/cm²].)

The TC57256AD's erasure begins to occur when exposed to light with wavelength shorter than 4000A. The sunlight and the fluorescent lamps will include 3000 4000A° wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57256AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.



Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}, 2); HIGH SPEED PROGRAM MODE I

READ MODE

The TC57256AD has two control functions. The chip enable (CE) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) controls the output buffers, independent of device selection.

Assuming that CE=OE=VIL, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{\text{CE-V}_{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE-V}_{IH}}$ or $\overline{\text{OE-V}_{IH}}$, the outputs will be in a high impedance state. So two or more TC57256AD's can be connected together on a common bus line. When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.



STANDBY MODE

The TC57256AD has a low power standby mode controlled by the $\overline{\text{CE}}$ signal. By applying a high level to the $\overline{\text{CE}}$ input, the TC57256AD is placed in the standby mode which reduces the operating current to $100\mu\text{A}$ by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57256AD are in the "l" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TC57256AD is in the programming mode when the Vpp input is at 12.5V and $\overline{\text{CE}}$ is at TTL-Low under $\overline{\text{OE}}$ =V_{IH}.

The TC57256AD can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with OE at VIL.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or +12.75V) is applied to Vpp terminal, a high level $\overline{\text{CE}}$ input inhibits the TC57256AD from being programmed. Programming of two or more TC57256AD's in parallel with different data is easily accomplished. That is, all inputs except for $\overline{\text{CE}}$ and $\overline{\text{OE}}$ may be commonly connected, and a TTL low level program pulse is applied to the $\overline{\text{CE}}$ of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE I

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming

voltage (+12.5V) is applied to the $V_{\mbox{\footnotesize{PP}}}$ terminal with $V_{\mbox{\footnotesize{CC}}}=6V$.

The programming is achieved by applying a single TTL low level lms pulse to the CE input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program

operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with VCC=Vpp=5V.

HIGH SPEED PROGRAM MODE II


The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the $V_{\rm pp}$ terminal with $V_{\rm CC}$ =6.25V.

The programming is achieved by applying a single TTL low level 0.1ms pulse the CE input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.





HIGH SPEED PROGRAM MODE II



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57256AD which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC57256AD by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines are set to $V_{\rm IL}$ in read operation. Data output in this condition is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$. These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TD57256AD.

PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	VIH	1	1	0	0	0	1	0	0	C4

Notes: A9=12V±0.5V

A1 ~A8, A10 ~A14, CE, OE=VIL

OUTLINE DRAWINGS WDIP28-G-600

Unit: mm

