#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

### 262,144-WORD BY 16-BIT STATIC RAM

#### **DESCRIPTION**

The TC554161AFTI is a 4,194,304-bit static random access memory (SRAM) organized as 262,144 words by 16bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 5V  $\pm$  10% power supply. Advanced circuit technology provides both high speed and low power at an operating current of 10 mA/MHz (typ) and a minimum cycle time of 70 ns. It is automatically placed in low-power mode at 2  $\mu$ A standby current (typ) when chip enable ( $\overline{CE}$ ) is asserted high. There are two control inputs.  $\overline{CE}$  is used to select the device and for data retention control, and output enable ( $\overline{OE}$ ) provides fast memory access. Data byte control pin ( $\overline{LB}$ ,  $\overline{UB}$ ) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85°C, the TC554161AFTI can be used in environments exhibiting extreme temperature conditions. The TC554161AFTI is available in a plastic 54-pin thin -small-outline package (TSOP).

### **FEATURES**

- Low-power dissipation
   Operating 55 mW/MHz (4)
- Operating: 55 mW/MHz (typical)
- Single power supply voltage of 5 V  $\pm$  10%
- Power down features using CE.
- Data retention supply voltage of 2 to 5.5 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum):

	TC5541	61AFTI
$\sim$	-70,-85,-10	-70L,-85L,-10L
5.5 V	200 μA	100 μA
3.0 V	100 μA	50 μA

### **PIN ASSIGNMENT** (TOP VIEW)

NC = 10 A3 = 2 A2 = 3 A1 = 4 A0 = 5 I/O16 = 6 I/O15 = 7 Vod = 8	54 □ A4 53 □ A5 52 □ A6 51 □ A7 50 □ NC 49 □ I/O2 47 □ Vop
GND G9 I/O14 G10 I/O13 G11 DB 12 CE 13 OP 14 R/W 15 I/O12 G16 I/O11 G17 GND 18 Voc 19 I/O10 20 I/O9 21 NC 22 A17 C22 A17 C23 A16 C24 A15 C25 A14 C26	46 GND 45 U/O3 44 U/O4 43 L B 42 D OE 41 D OP 40 NC 39 U/O5 38 U/O6 37 GND 36 V VDD 35 U/O7 34 U/O7 34 U/O7 34 A8 32 A8 32 A9 31 D A11 29 D A12
A13 □27 (Normal	28 D NC pinout)

Access Times (maximum):

	TC554161AFTI					
	-70,-70L	-85,-85L	-10,-10L			
Access Time	70 ns	85 ns	100 ns			
CE Access Time	70 ns	85 ns	100 ns			
OE Access Time	35 ns	45 ns	50 ns			

Package:

TSOP II54-P-400-0.80 (AFTI) (Weight: 0.57 g typ)

# PIN NAMES


A0~A17	Address Inputs	
I/O1~I/O16	Data Inputs/Outputs	
CE	Chip Enable	
R/W	Read/Write Control	
ŌĒ	Output Enable	
LB, UB	Data Byte Control	
V <sub>DD</sub>	Power (+5 V)	
GND	Ground	
NC	No Connection	
OP*	Option	

\*: OP pin must be open of connected to GND.

# 2001-08-17 1/10

# **TOSHIBA**

### **BLOCK DIAGRAM**



#### **MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*~7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5~V <sub>DD</sub> + 0.5	V
PD	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	-40~85	°C

\*: -3.0V when measured at a pulse width of 30ns

# DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4		$V_{DD} + 0.3$	V
VIL	Input Low Voltage	-0.3*	_	0.6	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0		5.5	V

\*: -3.0V when measured at a pulse width of 30 ns

# <u>DC CHARACTERISTICS</u> (Ta = $-40^{\circ}$ to 85°C, V<sub>DD</sub> = 5 V ± 10%)

SYMBOL	PARAMETER	TEST	TEST CONDITION			MIN	TYP	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V \sim V_{DD}$				_		±1.0	μΑ
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_{IL} G$	or $\overline{OE}$ = V	ΊΗ, Vo	DUT = 0 V~V <sub>DD</sub>	_	_	±1.0	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4 V				-1.0	_	_	mA
I <sub>OL</sub>	Output Low Current	$V_{OL} = 0.4 V$				2.1		_	mA
		$\overline{CE} = V_{IL}$ and $R/W = V_{IH}$	4	t <sub>cycle</sub>	<sub>e</sub> = 70 ns			110	
I <sub>DDO1</sub>		$I_{OUT} = 0 \text{ mA},$	$ \begin{array}{l} t_{cycle} = 85 \text{ ns}, \ 100 \text{ ns} \\ t_{cycle} = 1 \ \mu \text{s} \\ \end{array} \\  \begin{array}{l} t_{cycle} = 85 \text{ ns}, \ 100 \text{ ns} \\ \hline t_{cycle} = 1 \ \mu \text{s} \\ \end{array} \\ \end{array} \\ \begin{array}{l} t_{cycle} = 70 \text{ ns} \\ \hline t_{cycle} = 85 \text{ ns}, \ 100 \text{ ns} \\ \end{array} \\ \end{array} $		e = 85 ns, 100 ns		_	100	mA
	Operating Current	Other Input = VIH/VIL			_	15			
	Operating Current	$\overline{CE} = 0.2 \text{ V} \text{ and } \overline{RW} = V$			_	_	100		
I <sub>DDO2</sub>		$I_{OUT} = 0 \text{ mA},$			e = 85 ns, 100 ns			90	mA
		Other Input = $V_{DD}$ – 0.2 V/0.2 V			$t_{cycle} = 1 \ \mu s$		10	_	
I <sub>DDS1</sub>		THE = VIH				_	_	3	mA
			70.05.4	Ta = 25°C		_	2		
	Standby Current	$\overline{CE} = V_{DD} - 0.2 V,$	-70,-85,-1	0	Ta = -40~85°C	_	_	200	
I <sub>DDS2</sub>		V <sub>DD</sub> = 2.0 V~5.5 V		10	Ta = 25°C		2	5	μA
			-70L,-85L	,-10L	Ta = -40~85°C			100	

# CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	$V_{IN} = GND$	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

# **OPERATING MODE**

MODE	CE	ŌĒ	R/W	ĹΒ	ŪB	I/O1~I/O8	I/O9~I/O16	POWER
				L	L	Output	Output	I <sub>DDO</sub>
Read	L	L	н	Н	L	High-Z	Output	I <sub>DDO</sub>
				L	Н	Output	High-Z	I <sub>DDO</sub>
				L	L	Input	Input	I <sub>DDO</sub>
Write	L	*	L	Н	L	High-Z	Input	I <sub>DDO</sub>
				L	Н	Input	High-Z	I <sub>DDO</sub>
	L	Н	н	*	*	Llich Z	Llich 7	1
Output Deselect	L	*	*	н	Н	High-Z High-Z		IDDO
Standby	н	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>

\* = don't care

H = logic highL = logic low

# <u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = $-40^{\circ}$ to 85°C, V<sub>DD</sub> = 5 V ± 10%)

### READ CYCLE

			TC554161AFTI							
SYMBOL	PARAMETER	-70,	-70,-70L		-85L	-10,-10L		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>RC</sub>	Read Cycle Time	70	_	85		100				
t <sub>ACC</sub>	Address Access Time		70	_	85	_	100			
t <sub>CO</sub>	Chip Enable Access Time		70		85		100			
t <sub>OE</sub>	Output Enable Access Time		35	_	45	_	50			
t <sub>BA</sub>	Data Byte Control Access Time		35		45		50			
t <sub>OH</sub>	Output Data Hold Time	10	_	10	_	10		20		
t <sub>COE</sub>	Chip Enable Low to Output Active	5	_	5	_	5	_	ns		
tOEE	Output Enable Low to Output Active	0	_	0	_	0				
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	_	0	_	0				
t <sub>OD</sub>	Chip Enable High to Output High-Z		30		35		40			
t <sub>ODO</sub>	Output Enable High to Output High-Z		30		35		40			
t <sub>BD</sub>	Data Byte Control High to Output High-Z		30		35		40			

#### WRITE CYCLE

		TC554161AFTI							
SYMBOL	PARAMETER	-70,	-70L	-85,-85L		-10,-10L		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>WC</sub>	Write Cycle Time	70	_	85	_	100	_		
t <sub>WP</sub>	Write Pulse Width	50	_	55	_	60	_		
t <sub>CW</sub>	Chip Enable to End of Write	60		70		80			
t <sub>BW</sub>	Data Byte Control to End of Write	50		55		60			
t <sub>AS</sub>	Address Setup Time	0		0	_	0	_	ns	
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	0	_	115	
t <sub>DS</sub>	Data Setup Time	30		35	_	40			
t <sub>DH</sub>	Data Hold Time	0		0	_	0	_		
tOEW	R/W High to Output Active	0		0		0			
t <sub>ODW</sub>	R/W Low to Output High-Z		30		35	_	40		


# AC TEST CONDITIONS

PARAMETER	TEST CONDITION
Output load	100 pF + 1 TTL Gate
Input pulse level	0.4 V, 2.6 V
Timing measurements	1.5 V
Reference level	1.5 V
t <sub>R</sub> , t <sub>F</sub>	5 ns


TOSHIBA

### TIMING DIAGRANS


READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



# WRITE CYCLE 3 (UB, LB CONTROLLED) (See Note 4)



Note:


- (1) R/W remains HIGH for the read cycle.
- (2) If  $\overline{\text{CE}}$  goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{\text{CE}}$  goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

# DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage			2.0	_	5.5	V
I <sub>DDS2</sub>	Standby Current	-70,-85,-10	V <sub>DH</sub> = 3.0 V	_	_	100	μA
			V <sub>DH</sub> = 5.5 V	_	_	200	
		-70L,-85L,-10L	V <sub>DH</sub> = 3.0 V			50*	
			V <sub>DH</sub> = 5.5 V			100	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time			0	_		ns
t <sub>R</sub>	Recovery Time			5	_	_	ms

\*: 5  $\mu$ A (max) at Ta = -40° to 40°C

# CE CONTROLLED DATA RETENTION MODE




Note: When  $\overline{\text{CE}}$  is operating at the V<sub>IH</sub> level (2.4V), the standby current is given by I<sub>DDS1</sub> during the transition of V<sub>DD</sub> from 4.5 to 2.6V.

### PACKAGE DIMENSIONS



Unit: mm



Weight: 0.57 g (typ)

#### **RESTRICTIONS ON PRODUCT USE**

Handbook" etc..

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
   In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
  rights of the third parties which may result from its use. No license is granted by implication or otherwise under
  any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.