CMOS 8-Bit Microcomputer


TMP87CH48U/DF

TMP87CH48 is a low power, high-speed and high-performance 8-bit single chip microcomputer, including large capacity ROM/RAM, input/output ports, a multiple timer counter, serial interfaces (UART, I2C-bus, and SIO), four 12-bit PWM outputs, a 10-bit A/D converter and two oscillators.

Part No.	ROM	RAM	Package	ОТР
TMP87CH48U	1C Klauston	E43 b	P-LQFP64-1010-0.50	TMP87PH48U
TMP87CH48DF	16 Kbytes	512 bytes	P-QFP64-1414-0.80A	TMP87PH48DF

Features

- 8-bit single chip microcomputer TLCS-870 series
- lacktriangle Minimum instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32.768 kHz)
- 412 basic machine instructions: 129 types
- ◆ 15 interrupt sources (External: 6, Internal: 9)
 - All sources have independent latches each, and nested interrupt control is available.
 - Edge-selectable external interrupts with noise reject.
 - High-speed task switching by register bank changeover
- Input/output ports (56 pins)
 - High current output: 8 pins (typ.20 mA), LED direct drive
- 16-bit timer counters: 2 channels
 - Timer, Event counter, PPG (Programmable Pulse Generator) output, Pulse width measurement, External trigger timer, Window modes
- 8-bit timer counters: 2 channels
 - Timer, Event counter, Capture (Pulse width/duty measurement) PWM (Changeable pulse width) output, PDO (ProgrammableDivider Output)
- ◆ Time base timer (Interrupt frequency: 1 to 16384 Hz)
- Divider output functions (Frequency: 1 to 8 kHz)
- Watchdog timer
 - Interrupt/Reset output (programmable)
- ◆ D/A conversion (changeable pulse width) output
 - 12-bit resolution: 4 channels
- UART: 1 channel (parity-framing-overrun error detection)
- Serial bus interface (SBI-ver. B)
 - 1 channel (I²C bus or clock synchronous SIO)
- ▶ 10-bit successive approximation type A/D converter
 - Analog input: 16 channels
 - Conversion time: 24.5 μ s or 98 μ s (at 8 MHz)



 For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.



Purchase of TOSHIBA I2 C components conveys a license under the Philips I2 C Patent Rights to use these components in an I2 C system, provided that the system conforms to the I2 C Standard Specification as defined by Philips.


> 3-48-1 1999-08-23

- ◆ Clock oscillation circuit: Two circuits
 - Single/Dual clock modes (Initial mode is always set to a single clock mode.)
- ◆ Low consumption power (Five modes)
 - STOP mode: Oscillation stop (Battery/Capacitor back-up). Port output hold/high-impedance.
 - SLOW mode:Low consumption power operation by low-frequency clock
 - IDEL1 mode: CPU stops, and only peripheral hardware operates using high-frequency clock. Release by interrupts (CPU restarts).
 - IDEL2 mode: CPU stops, and only peripheral hardware operates using high or low-frequency clock).


 Release by interrupts.
 - SLEEP mode: CPU stops, and only peripheral hardware operates using low-frequency clock. Release by interrupts.
- ◆ Operation voltage: 2.7 to 5.5 V at 4.2 MHz / 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz
- ◆ Emulation pod: BM87CH48U0A

3-48-2 1999-08-23

Pin Assignments (Top View)



Block Diagram



Pin Function

Pin Name	Input / Output	Fun	ctions			
P07 to P00	I/O					
P17, P16	I/O	8-bit programmable input/output port (tri-state).				
P15 (TC2)	I/O (Input)	Each bit of these ports can be individually configured as an input or	Timer counter 2 input			
P14 (PPG)	I/O (Output)	an output under software control.	Programmable pulse generator output			
P13 (DVO)	I/O (Output)	When used as an external interrupt input or a timer counter input, the latch	Divider output			
P12 (INT2 / TC1)		must be set to input mode. When used as PPG output or a divider output, the	External interrupt input 2 or Timer counter 1 input			
P11 (INT1)	I/O (Input)	output latch must be set to "1".	External interrupt input 1			
P10 (ĪNT0)			External interrupt input 0			
P22 (XTOUT)	I/O (Output)	3-bit input/output port. When used as an input port, an	Low frequency oscillator connecting pins (32.768 kHz). For inputting external clock,			
P21 (XTIN) P20 (INT5/STOP)	I/O (Input)	oscillator connecting pin, an external interrupt input or STOP mode release input of P20, the output latch must be set to "1".	XTIN is used and XTOUT is opened. External interrupt input 5 or STOP mode release signal input			
P37 to P30	I/O		utput). When used as an input port, the			
P45 (TxD)	I/O (Output)		UART serial data output (send)			
P44 (RxD)	I/O (Input)		UART serial data output (receive)			
P43	I/O	8-bit input/output port.				
P42 (SO / SDA)	I/O (Output, I/O)	When used as an input port, a serial interface pin, the output latch must be	SIO serial data output or I ² C bus data input/output			
P41 (SI / SCL)	I/O (Input, I/O)	set to "1".	SIO serial data output or I ² C bus clock input/output			
P40 (SCK)	I/O (I/O)		SIO serial clock input/output			
	I/O					
P52 (PWM / PDO)	I/O (Output)	3-bit input/output port. When used as an input port, PWM output, high-speed PWM output, a	8-bit PWM output or 8-bit programmable divider output			
P51 (INT4 / TC4)	I/O (Input)	programmable divider output, an external interrupt input or timer counter input, the output latch must be	External interrupt input 4 or Timer counter 4 input			
P50 (INT3 / TC3)		set to "1"	External interrupt input 3 or Timer counter 3 input			
P67 (AIN7) to P60 (AIN0) P77 (AIN17) to P70 (AIN10)	l/O	8-bit programmable input/output port (tri-state). Each bit of these ports can be individually configured as an input or an output under software control. When used as an analog input, the latch must be set to an analog input mode by P6CR and P7CR.)	A/D converter analog input			
P83 (PWM3) to P80 (PWM0)	I/O (Output)	4-bit programmable input/output port (tri-state). Each bit of the port can be individually configured as an input or an output under software control. An input or an output is determined by setting P8CR.	DA conversion (PWM) output (PWM3 to PWM0)			
XIN, XOUT	Input, Output	Oscillator connecting pins for high frequency clock. For inputting external clock, XIN is used and XOUT is opened.				
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset output.				
TEST	Input	Test pin for outgoing test. Be externally t	ied to low.			
VDD, VSS	Power Supply	+ 5 V, 0 V (GND)				
VAREF, VASS	1 Ower Supply	A/D conversion analog reference voltage,	Reference GND.			

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CH48. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

Electrical Characteristics

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Conditions	Ratings	Unit	
Supply Voltage	V_{DD}		– 0.3 to 6.5	V	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V	
Output Voltage	V _{OUT}		- 0.3 to V _{DD} + 0.3	V	
	I _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8	3.2	mΛ	
Output Current (Per 1 pin)	I _{OUT2}	Port P3	30	mA	
Output Compat (Tatal)	Σ I _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8	120	4	
Output Current (Total)	Σ I _{OUT2}	Port P3	120	mA	
Power Dissipation	PD		350	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		– 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Pins	C	Conditions	Min	Max	Unit
			f- 0 MIII-	NORMAL1, 2 mode	4.5		
			fc = 8 MHz	IDLE1, 2 mode	4.5		
			f- 4.2 NALL-	NORMAL1, 2 mode			
Supply Voltage	* V _{DD}		fc = 4.2 MHz	IDLE1, 2 mode	2.7	5.5	V
			fs =	SLOW mode	2.7		
			32.768 kHz	SLEEP mode			
				STOP mode	2.0		
	V _{IH1}	Except hysteresis input	V _{DD} ≥4.5 V V _{DD} <4.5 V		$V_{DD} \times 0.70$	=	
Input High Voltage	V _{IH2}	Hysteresis input			$V_{DD} \times 0.75$		V
	V _{IH3}				$V_{DD} \times 0.90$		
	V_{IL1}	Except hysteresis input	V _{DD} ≥ 4.5 V V _{DD} <4.5 V			$V_{DD} \times 0.30$	
Input Low Voltage	V_{IL2}	Hysteresis input			0	$V_{DD} \times 0.25$	V
	V_{IL3}					$V_{DD} \times 0.10$	
Clock Frequency	٤.	VIN VOLIT	V _{DD} = 4.5 to 5.5 V		0.4	8.0	MHz
	fc	XIN, XOUT	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		0.4	4.2	IVIMZ
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V_{HS}	Hysteresis inputs VDD = 5.0 V		_	0.9	-	٧
	I _{IN1}	TEST					
Input Current	I _{IN2}	Open drain ports, Tri-state ports	VDD = 5.5 V V _{IN} = 5.5 V / 0 V	_	-	± 2	μΑ
	I _{IN3}	RESET, STOP					
Input Resistance	R _{IN2}	RESET	VDD = 5.0 V	100	220	450	kΩ
Output Leakage		Sink open drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	_	1	2	
Current	llo	Tri-state ports	V _{DD} = 5.5 V, V _{OUT} = 5.5/0 V	_	-	± 2	μ A
Output High Voltage	V _{OH2}	Tri-state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	-	-	<
Output Low Voltage	V _{OL}	Except for XOUT and P3	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	_	ı	0.4	mA
Output Low current	I _{OL3}	P3	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	ı	mA
Supply Current in NORMAL 1, 2 modes			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$	_	4.5	5.5	mA
Supply Current in IDLE 1, 2 modes			fc = 8 MHz fs = 32.768 kHz	-	2.5	4.0	mA
Supply Current in NORMAL 1, 2 modes			$V_{DD} = 3.0 \text{ V}, V_{IN} = 2.8 \text{V}/0.2 \text{V}$ $V_{IN} = 4.19 \text{ MHz}$	_	1.75	3.0	mA
Supply Current in IDLE 1, 2 modes] ,		fs = 32.768 kHz	-	1.25	2.0	mA
Supply Current in SLOW mode	l _{DD}		V _{DD} = 3.0 V V _{IN} = 2.8 V / 0.2 V	-	20	30	μΑ
Supply Current in SLEEP mode			fs = 32.768 kHz	_	10	20	μΑ
Supply Current in STOP mode			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$	_	0.5	10	μΑ

Note 1: Typical values show those at Topr = 25° C

Note 2: Input Current I_{IN1}, I_{IN3}; The current through resistor is not included, when the input resistor (pull-upor pull-down) is contained.

Note 3: IDD except for I_{REF}.

A/D Conversion Characteristics

$$(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$$

			Min			Max				
Parameter	Symbol	Conditions		Min Typ.	ADCDR1 ADCDR2		DR2	Unit		
					ADCDIT	ACK = 0	ACK = 1			
Analan Bafaran as Maltana	V_{AREF}	V >25V	2.7	_		V_{DD}		V		
Analog Reference Voltage	V _{ASS}	V _{AREF} – V _{ASS} ≧ 2.5 V	V _{SS}	_		1.5		V		
Analog Input Voltage	V _{AIN}		V _{ASS}	_		V_{AREF}		V		
Analog Supply Current	I _{REF}	$V_{AREF} = 5.5 \text{ V},$ $V_{ASS} = 0.0 \text{ V}$	_	0.5		1.2		mA		
Nonlinearity Error		$V_{DD} = 5.0, V_{SS} = 0.0 \text{ V}$ $V_{AREF} = 5.000 \text{ V}$	_	_		1.0				
Zero Point Error		V _{ASS} = 0.000 V	_	_	± 1	± 3	± 2	LCD		
Full Scale Error		V _{DD} = 2.7, V _{SS} = 0.0 V V _{AREF} = 2.700 V	_	_	± 1	± 3	± 2	LSB		
Total Error		VAREF = 2.700 V VASS = 0.000 V	_	_	± 2	± 6	± 4			

Note 1: $\triangle V_{AREF} = V_{AREF} - V_{ASS}$ ADCDR1; 8 bit -A/D conversion result (1LSB = $\triangle V_{AREF}/256$) ADCDR2; 10 bit -A/D conversion result (1LSB = $\triangle V_{AREF}/1024$)

Note 2: Quantizing error is not contained in those errors.


A.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Conditions	V _{DD}	Min	Тур.	Max	Unit
Machine Cycle Time		In NORMAL 1, 2 mode	4.5 to 5.5V	0.5		10	
		In IDLE 1, 2 mode	4.5 to 5.50	0.5	_	10	_
	t _{cy}	In SLOW mode	27+- 5 5\/	117.6		400.0	μ S
		In SLEEP mode	2.7 to 5.5V	117.6	_	133.3	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	4.5.4.5.5.7	50			
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz	4.5 to 5.5V	50	_	_	ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	2.7 to 5.5V	14.7			
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	2.7 10 5.50	14.7	_	_	μ S
A/D Community Time	t _{ADC}	ADCCR bit 4; ACK = 0	_	-	49 tcy	_	
A/D Conversion Time		ADCCR bit 4; ACK = 1	_	_	196 tcy	_	ns

AIN (i) internal circuit


Timing of A/D Conversion



Note 1: V_{AIN} must be kept the voltage

level during A/D conversion period (t_{ADC})


Note 2: i = 17 to 10, 07 to 00




Recommended Oscillating Conditions

$$(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 / 4.5 \text{ to } 5.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$$

_	Parameter Oscillator		Oscillation VDD				Recommended Constant		
Parameter				Recommen	ded Oscillator	C ₁	C ₂		
60	Ceramic	8 MHz	4.5 to 5.5V	KYOCERA	KBR8.0M				
High-frequency	Resonator	4 MHz	2.7 to 5.5V	KYOCERA	KBR4.0MS	30 pF	30 pF		
Oscillation				MURATA	CSA4.00MG				
		8 MHz	4.5 to 5.5V	тоуосом	210B 8.0000				
Crysta	Crystal Oscillator	4 MHz	2.7 to 5.5V	тоуосом	204B 4.0000	20 pF	20 pF		
Low-frequency Oscillation	Crystal Oscillator	32.768 kHz	2.7 to 5.5V	NDK	MX-38T	15 pF	15 pF		



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note: When it is used in high electrical field, an electrical shield of the package is recommended to retain normal operations.