#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

#### 262,144-WORD BY 16-BIT STATIC RAM

#### **DESCRIPTION**

The TC554161AFT is a 4,194,304-bit static random access memory (SRAM) organized as 262,144 words by 16bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.7 to 5.5V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 10 mA/MHz (typ) and a minimum cycle time of 70 ns. It is automatically placed in low-power mode at 2  $\mu$ A standby current (typ) when chip enable ( $\overline{CE}$ ) is asserted high. There are two control inputs.  $\overline{CE}$  is used to select the device and for data retention control, and output enable ( $\overline{OE}$ ) provides fast memory access. Data byte control pin ( $\overline{LB}$ ,  $\overline{UB}$ ) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC554161AFT is available in a plastic 54-pin thin -small -outline package (TSOP).

#### **FEATURES**

- Low-power dissipation Operating: 55mW/MHz (typical)
- Standby current of  $5\mu A$  (maximum) at Ta =  $25^{\circ}C$
- Single power supply voltage of 2.7 to 5.5 V
- Power down features using CE
- Data retention supply voltage of 2 to 5.5 V
- Direct TTL compatibility for all inputs and outputs
- Access Times (maximum):

	5	V ± 10%	6	2.7 V~5.5 V		
	-70V	-85V	-10V	-70V/-85V/-10V		
Access Time	70 ns	85 ns	100 ns	150 ns		
CE Access Time	70 ns	85 ns	100 ns	150 ns		
OE Access Time	35 ns	45 ns	50 ns	75 ns		

Package:

TSOP II54-P-400-0.80 (AFT) (Weight:0.57g typ)

#### PIN NAMES

A0~A17	Address Inputs
I/O1~I/O16	Data Inputs/Outputs
CE	Chip Enable
R/W	Read/Write Control
ŌĒ	Output Enable
LB, UB	Data Byte Control
V <sub>DD</sub>	Power
GND	Ground
NC	No Connection
OP*	Option


\*: OP pin must be open or connected to GND.

#### PIN ASSIGNMENT (TOP VIEW)

	-		1
NC A3 A2	□1○ □2 □3	54 53 52	□ A4 □ A5 □ A6
A1	<u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u>	51	
A0	□5 □6	50	
I/O16 I/O15		49 48	□ I/O1 □ I/O2
VDD		40	
GND		46	GND
1/014		45	
I/O13		44	□ I/O4
UB	口12	43	□ LB
ĈE	口13	42	
ŌĒ	<b>1</b> 14	41	Þ ÖP
R/W	口15	40	D NC
I/012	<u>16</u>	39	
I/011		38	
GND		37	E GND
V <sub>DD</sub> I/O10	□19 □20	36	
1/010		35 34	□ 1/07 □ 1/08
NC		33	□ 1/08 □ A8
A17		32	□ A0 □ A9
A16		31	6 A10
A15	25	30	A11
A14	$\Box 26$	29	□ A12
A13	27	28	D NC
	(Norn	nal Pinout)	1
		iai Filloul)	

## **TOSHIBA**

#### **BLOCK DIAGRAM**



#### **MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*~7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5~V <sub>DD</sub> + 0.5	V
PD	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	0~70	°C

\*: -3.0V when measured at a pulse width of 30ns

## **DC RECOMMENDED OPERATING CONDITIONS** (Ta = 0° to 70°C)

SYMBOL	PARAMETER	5 V ± 10%				UNIT		
STNIBOL	FARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	2.7	5.0	5.5	V
VIH	Input High Voltage	2.2		V <sub>DD</sub> + 0.3	$V_{DD}-0.2$		V <sub>DD</sub> + 0.3	V
VIL	Input Low Voltage	-0.3*	_	0.8	-0.3*		0.2	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	_	5.5	2.0	_	5.5	V

\*: -3.0V when measured at a pulse width of 30 ns

#### <u>DC CHARACTERISTICS</u> (Ta = 0° to 70°C, $V_{DD}$ = 5 V ± 10%)

SYMBOL	PARAMETER	r I	EST CONDITIC	N		MIN	TYP	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V \sim V_{DD}$				_	_	±1.0	μΑ
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W =$	$V_{IL} \text{ or } \overline{OE} = V$	ΊΗ, Vo	DUT = 0 V~V <sub>DD</sub>	_		±1.0	μΑ
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4 V				-1.0	_	_	mA
I <sub>OL</sub>	Output Low Current	$V_{OL} = 0.4 V$				2.1	_	_	mA
		$\overline{CE} = V_{IL}$ and R/W	= Vін.	t <sub>cycl</sub>	<sub>e</sub> = 70 ns	_	_	110	
I <sub>DDO1</sub>		$I_{OUT} = 0 \text{ mA},$		t <sub>cycle</sub>	$t_{cycle} = 85 \text{ ns}, 100 \text{ ns}$			100	mA
	Operating Current	Other Input = VIH/VIL	-	$t_{cycle} = 1 \ \mu s$		_	15	—	
	Operating Current	$\overline{CE} = 0.2 \text{ V} \text{ and } R/W$	$R/VV = V_{DD} - 0.2 V,  t_{cy}$		t <sub>cycle</sub> = 70 ns			100	
I <sub>DDO2</sub>		I <sub>OUT</sub> = 0 mA,			$t_{cycle} = 85 \text{ ns}, 100 \text{ ns}$		_	90	mA
		Other Input = V <sub>DD</sub> -	0.2 V/0.2 V	$t_{cycle} = 1 \ \mu s$		_	10	—	
I <sub>DDS1</sub>		$\overline{\text{CE}} = \text{V}_{IH}$					_	3	mA
			V <sub>DD</sub> = 2.0 V~5	5 V	Ta = 25°C		2	5	
	Standby Current		VDD - 2.0 V~3	.5 v	Ta = 0~70°C	_		50	μA
I <sub>DDS2</sub>	Clandby Current	$\overline{CE} = V_{DD} - 0.2 V$			Ta = 25°C		2	_	μΑ
			$V_{DD} = 3.0 V$		Ta = 0~40°C			5	
					Ta = 0~70°C	_	—	25	

## **DC CHARACTERISTICS** (Ta = 0° to 70°C, $V_{DD}$ = 3 V ± 10%)

SYMBOL	PARAMETER	TE	ST CONDITION		MIN	TYP	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V \sim V_{DD}$			_		±1.0	μA
ILO	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_I$	L or $\overline{OE} = V_{IH}, V$	OUT = 0 V~V <sub>DD</sub>	_		±1.0	μΑ
I <sub>OH</sub>	Output High Current	$V_{OH} = V_{DD} - 0.2 V$			-0.1			mA
I <sub>OL</sub>	Output Low Current	$V_{OL} = 0.2 V$			0.1			mA
	On another a Course of			$t_{cycle} = MIN$	_		30	
IDDO2	Operating Current	$I_{OUT} = 0 \text{ mA},$ Other Input = $V_{DD} - 0.2$	2 V/0.2 V	$t_{cycle} = 1 \ \mu s$	_	10		mA
			V <sub>DD</sub> =	Ta = 25°C	_	2	3	
			$3.0~\text{V}\pm10\%$	Ta = 0~70°C	_		28	
I <sub>DDS2</sub>	Standby Current	$\overline{CE} = V_{DD} - 0.2 V$ $V_{DD} = 3.0 V$		Ta = 25°C	_	2		μA
				Ta = 0~40°C	_		5	
				Ta = 0~70°C			25	

#### CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

#### **OPERATING MODE**

MODE	CE	ŌĒ	R/W	LB	UB	I/O1~I/O8	I/O9~I/O16	POWER
				L	L	Output	Output	I <sub>DDO</sub>
Read	L	L	Н	Н	L	High-Z	Output	I <sub>DDO</sub>
				L	Н	Output	High-Z	I <sub>DDO</sub>
				L	L	Input	Input	I <sub>DDO</sub>
Write	L	*	L	Н	L	High-Z	Input	I <sub>DDO</sub>
				L	н	Input	High-Z	I <sub>DDO</sub>
	L	Н	Н	*	*	Llich Z	llich 7	1
Output Deselect	L	*	*	Н	Н	High-Z	High-Z	IDDO
Standby	Н	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>

\* = don't care

H = logic high

L = logic low

## <u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = 0° to 70°C, $V_{DD}$ = 5 V ± 10%)

#### READ CYCLE

				TC554	161AFT			
SYMBOL	PARAMETER	-7	0V	-8	5V	-10V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	70	_	85		100	_	
tACC	Address Access Time		70	_	85	_	100	
t <sub>CO</sub>	Chip Enable Access Time		70		85		100	
tOE	Output Enable Access Time		35		45	_	50	
t <sub>BA</sub>	Data Byte Control Access Time		35	_	45	_	50	
tон	Output Data Hold Time	10	_	10	_	10	_	
t <sub>COE</sub>	Chip Enable Low to Output Active	10	_	10	_	10	_	ns
tOEE	Output Enable Low to Output Active	5	_	5	_	5	_	
t <sub>BE</sub>	Data Byte Control Low to Output Active	5		5		5		
t <sub>OD</sub>	Chip Enable High to Output High-Z		25	_	30	_	35	
todo	Output Enable High to Output High-Z		25		30	_	35	
t <sub>BD</sub>	Data Byte Control High to Output High-Z		25		30	—	35	

#### WRITE CYCLE

				TC554	161AFT			
SYMBOL	PARAMETER	-7	-70V		-85V		-10V	
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	70	_	85	_	100	_	
t <sub>WP</sub>	Write Pulse Width	50	_	55	_	60	_	
t <sub>CW</sub>	Chip Enable to End of Write	60	_	70	_	80	_	
t <sub>BW</sub>	Data Byte Control to End of Write	50	_	55	_	60	_	
t <sub>AS</sub>	Address Setup Time	0	_	0	_	0	_	ns
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	0	_	115
t <sub>DS</sub>	Data Setup Time	30	_	35	_	40	_	
t <sub>DH</sub>	Data Hold Time	0	_	0	_	0	_	
t <sub>OEW</sub>	R/W High to Output Active	5	_	5	_	5	_	
t <sub>ODW</sub>	R/W Low to Output High-Z		25		30		35	

#### AC TEST CONDITIONS

PARAMETER	TEST CONDITION
Output load	100 pF + 1 TTL Gate
Input pulse level	0.6 V, 2.4 V
Timing measurements	1.5 V
Reference level	1.5 V
t <sub>R</sub> , t <sub>F</sub>	5 ns

# $\frac{AC CHARACTERISTICS AND OPERATING CONDITIONS}{(Ta = 0° to 70°C, V_{DD} = 2.7 V to 5.5 V)}$

#### READ CYCLE

SYMBOL	PARAMETER	MIN	MAX	UNIT	
t <sub>RC</sub>	Read Cycle Time	150	_		
tACC	Address Access Time	_	150		
t <sub>CO</sub>	Chip Enable Access Time	_	150		
t <sub>OE</sub>	Output Enable Access Time	_	75		
t <sub>BA</sub>	Data Byte Control Access Time	_	75	ns	
t <sub>OH</sub>	Output Data Hold Time	10	_		
t <sub>COE</sub>	Chip Enable Low to Output Active	10	—		
tOEE	Output Enable Low to Output Active	5	_		
t <sub>BE</sub>	Data Byte Control Low to Output Active	5	_		
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	50		
todo	Output Enable High to Output High-Z	_	50		
t <sub>BD</sub>	Data Byte Control High to Output High-Z	_	50		

#### WRITE CYCLE

SYMBOL	PARAMETER	MIN	MAX	UNIT	
t <sub>WC</sub>	Write Cycle Time	150	_		
t <sub>WP</sub>	Write Pulse Width	100	—		
t <sub>CW</sub>	Chip Enable to End of Write	120	—		
t <sub>BW</sub>	Data Byte Control to End of Write	100	_		
t <sub>AS</sub>	Address Setup Time	0	—		
t <sub>WR</sub>	Write Recovery Time	0	—	ns	
t <sub>DS</sub>	Data Setup Time	60	—		
t <sub>DH</sub>	Data Hold Time 0 —		—	_	
tOEW	R/W High to Output Active	High to Output Active 5 —			
tODW	R/W Low to Output High-Z	_	50		


#### AC TEST CONDITIONS

PARAMETER	TEST CONDITION		
Output load	100 pF (Include Jig)		
Input pulse level	$V_{DD} - 0.2 V, 0.2 V$		
Timing measurements	1.5 V		
Reference level	1.5 V		
t <sub>R</sub> , t <sub>F</sub>	5 ns		




#### **TIMING DIAGRANS**


READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



## WRITE CYCLE 3 (UB, LB CONTROLLED) (See Note 4)



Note:


- (1) R/W remains HIGH for the read cycle.
- (2) If  $\overline{CE}$  goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{CE}$  goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

#### DATA RETENTION CHARACTERISTICS (Ta = 0° to 70°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>DH</sub>	Data Retention Supply voltage		2.0	_	5.5	V
I <sub>DDS2</sub>	Standby Current	V <sub>DH</sub> = 3.0 V	_		25*	μA
		V <sub>DH</sub> = 5.5 V	_	_	50	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time		0	_	—	ns
t <sub>R</sub>	Recovery Time		5			ms

\*:  $5 \mu A (max)$  at Ta = 0° to 40°C

#### CE CONTROLLED DATA RETENTION MODE




Note: When  $\overline{CE}$  is operating at the VIH level (2.2V), the standby current is given by IDDS1 during the transition of VDD from 4.5 to 2.4V.

#### PACKAGE DIMENSIONS

TSOPII54-P-400-0.80

Unit: mm



Weight: 0.57 g (typ)

#### **RESTRICTIONS ON PRODUCT USE**

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
  may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
  TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.