TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

TB62706BN,TB62706BF

16BIT SHIFT REGISTER, LATCHES & CONSTANT CURRENT DRIVERS

The TB62706BN, TB62706BF is specifically designed for LED and LED DISPLAY constant current drivers.

This constant current output circuits is able to set up external resistor ($I_{OUT} = 5 \sim 90$ mA). (Note)

This I_C is monolithic integrated circuit designed to be used together with Bi–CMOS process.

The devices consist of 16bit shift register, latch, AND-GATE and Constant Current Drivers.

FEATURES

• Constant Current Output : Can set up all output current

with one resister for 5 to 90

mA.

• Maximum Clock Frequency: fclk = 15 (MHz) (Cascade

Connected Operate, $T_{opr} =$

25°C)


• 5 V C-MOS Compatible Input

Package: SDIP24-P-300-1.78~1.778mmPitch~ (TB62706BN)
 SSOP24-P-300-1.00B~1.0mmPitch~ (TB62706BF)

Constant Output Current Matchong:

| OUTPUT-GND VOLTAGE | CURRENT MATCHING | OUTPUT CURRENT | |
|-----------------------|---------------------|-------------------|--------|
| ≥ 0.4 V | ±6.0% | 5~40 mA | |
| ≥ 0.7 V | ±6.0% | 5~90 mA | (Note) |


Note: TB62706BF can be used under limited P_D ($P_D \le 1.04 \text{ W}$, with PCB)




Weight

SDIP24-P-300-1.78 : 1.22 g (typ.) SSOP24-P-300-1.00B : 0.32 g (typ.)


PIN CONNECTION (Top view)



BLOCK DIAGRAM



TIMING DIAGRAM



Note: Latches are level sensitive, not rising edges sensitive and not syncronus CLOCK.

Input of LATCH-terminal to H Level, data passes latches, and input to L level, data hold latches.

Input of ENABLE-terminal to H level, all output (OUT0~15) do off.

TERMINAL DISCRIPTION

| PIN No. | PIN NAME | FUNCTION |
|---------|-----------------|---|
| 1 | GND | GND terminal for control logic. |
| 2 | SERIAL-IN | Input terminal of a serial-data for shift-register. |
| 3 | CLOCK | Input terminal of a clock for data shift to up-edge. |
| 4 | LATCH | Input terminal of a data strobe. Latches passes data with "H" level input of LATCH -terminal, and hold data with "L" level input. |
| 5~20 | OUT0 ~ 15 | Output terminals. |
| 21 | ENABLE | Input terminal of output enable. All outputs (OUT0~15) do off with "H" level input of ENABLE -terminal, and do on with "L" level input. |
| 22 | SERIAL-OUT | Output terminal of a serial-data for next SERIAL-IN terminal. |
| 23 | R-EXT | Input terminal of connects with a resister for to set up all output current. |
| 24 | V _{DD} | 5 V Supply voltage terminal. |

TRUTH TABLE


| CLOCK | LATCH | ENABLE | SERIAL-IN | OUTO ··· OUT7 ··· OUT15 | SERIAL-OUT |
|-------|-------|--------|------------------|--|-------------------|
| UP | Н | L | D _n | $D_n \cdots D_{n-7} \cdots D_{n-15}$ | D _{n-15} |
| UP | L | L | D _{n+1} | No change | D _{n-14} |
| UP | Н | L | D _{n+2} | $D_{n+2} \cdots D_{n-5} \cdots D_{n-13}$ | D _{n-13} |
| DOWN | Х | L | D _{n+3} | $D_{n+2} \cdots D_{n-5} \cdots D_{n-13}$ | D _{n-13} |
| DOWN | Х | Н | D _{n+3} | Off | D _{n-13} |

Note: $\overline{OUT0 \sim 15}$ = on in case of D_n = H level and $\overline{OUT0 \sim 15}$ = off in case of D_n = L level.


A resistor is connected with R-EXT and GND accompanied with outside, and it is necessary that a correct power supply voltage is supplied.

EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS


1. **ENABLE** terminal




2. **LATCH** terminal



3. CLOCK, SERIAL-IN terminal



4. SERIAL-OUT terminal



MAXIMUM RATINGS (Ta = 25°C)

| CHARACTERISTIC | SYMBOL | RATING | UNIT | |
|-----------------------|-----------------------|-------------------------------------|------|--|
| Supply Voltage | V _{DD} | 0~7.0 | V | |
| Input Voltage | V _{IN} | -0.4~V _{DD} + 0.4 | V | |
| Output Current | lout | 90 | mA | |
| Output Voltage | Vout | -0.5~17.0 | V | |
| Clock Frequency | f _{CK} | CK 15 | | |
| GND Terminal Current | I _{GND} | 1440 | mA | |
| Davier Dissipation | Б | 1.78 (BN-type : ON PCB, Ta = 25°C) | W | |
| Power Dissipation | P _D | 1.00 (BF-type : ON PCB, Ta = 25°C) | \ \v | |
| Thermal Desistance | Б | BN : 70 (BN-type : ON PCB) | °C/W | |
| Tharmal Resistance | R _{th (j−a)} | BF : 120 (BF-type : ON PCB) | | |
| Operating Temperature | T _{opr} | -40~85 | | |
| Storage Temperature | T _{stg} | -55~150 | °C | |

Note: BN-type :Ambient temperature delated above 25°C in the proportion of 14.2 mW / °C BF-type :Ambient temperature delated above 25°C in the proportion of 8.3 mW / °C

RECOMMENDED OPERATING CONDITION (Ta = -40~85°C unless otherwise noted)

| CHARACTERISTIC | SYMBOL | CONDITION | MIN | TYP. | MAX | UNIT |
|-----------------------|--------------------------|-----------------------------|------------------------|------|-------------------------|------|
| Supply Voltage | V_{DD} | _ | 4.5 | 5.0 | 5.5 | V |
| Output Voltage | V _{OUT} | _ | _ | _ | 15.0 | V |
| | Io | OUTn, DC 1 circuit | 5 | _ | 88 | mA |
| Output Current | Іон | SERIAL-OUT | _ | _ | 1.0 | |
| | I _{OL} | SERIAL-OUT | _ | _ | -1.0 | |
| Input Voltage | V _{IH} | - | 0.7 V _{DD} | _ | V _{DD} +0.3 | V |
| | V _{IL} | - | -0.3 | _ | 0.3 V _{DD} | ľ |
| LATCH Pulse Width | tw LAT | | 100 | _ | _ | ns |
| CLOCK Pulse Width | t _{w CLK} | | 50 | _ | _ | ns |
| ENABLE Pulse Width | t _w <u>EN</u> | | 4500 | _ | _ | ns |
| Set-Up Time for DATA | t _{setup (D)} | V _{DD} = 4.5~5.5 V | 60 | _ | _ | ns |
| Hold Time for DATA | t _{hold (D)} | | 20 | _ | _ | ns |
| Set-Up Time for LATCH | t _{setup (L)} | | 100 | _ | _ | ns |
| Hold Time for LATCH | t _{hold} (L) | | 60 | _ | _ | ns |
| Clock Frequency | f _{CLK} | Cascade operation | _ | _ | 10.0 | MHz |
| Davis Diagla diag | D- | Ta = 85°C (BN-type) | _ | _ | 0.92 | w |
| Power Dissipation | P_{D} | Ta = 85°C (BF-type) | _ | _ | 0.50 | VV |

ELECTRICAL CHARACTERISTICS (V_{DD} = 5.0 V, Ta = 25°C unless otherwise noted)


| CHARACTERISTIC | | SYMBOL | TEST CIR- CUIT | CONI | DITION | MIN | TYP. | MAX | UNIT | |
|---------------------------|--------------|-------------------------|----------------------|--|----------------------------|------------------------|------|------------------------|-------|--|
| lianut Valtana | "H" Level | VIH | _ | Ta = −40~85°C | | 0.7 V _{DD} | _ | V _{DD} | DD V | |
| Input Voltage | "L" Level | V _{IL} | _ | Ta = −40~85°C | | GND | _ | 0.3 V _{DD} | V | |
| Output Leakage Cu | urrent | Іон | _ | V _{OH} = 15.0 V | | _ | _ | 10 | μΑ | |
| Output Voltage | SERIAL-OUT | V _{OL} | _ | I _{OL} = 1.0 mA | | _ | _ | 0.4 | V | |
| Output Voltage | SERIAL-001 | V _{OH} | _ | I _{OH} = −1.0 mA | | 4.6 | _ | _ | v | |
| 0 | | I _{OL1} | _ | V _{CE} = 0.7 V | $R_{EXT} = 470 \Omega$ | 34.1 | 40.0 | 45.9 | 4 | |
| Output Current 1 | | I _{OL2} | _ | V _{CE} = 0.4 V | (Include current matching) | 33.7 | 39.5 | 45.3 | mA | |
| | Current Skew | Δ l _{OL1} | _ | I _O = 40 mA, V _{CE} = 0.4 V | R _{EXT} = 470 Ω | - | ±1.5 | ±6.0 | % | |
| | • | | _ | V _{CE} = 1.0 V | R _{EXT} = 250 Ω | 64.2 | 75.5 | 86.8 | | |
| Output Current 2 | | I _{OL4} | _ | V _{CE} = 0.7 V | (Include current matching) | 63.8 | 75.0 | 86.2 | mA | |
| | Current Skew | Δ I _{OL2} | _ | I _O = 75 mA, V _{CE} = 0.7 V | R _{EXT} = 250 Ω | _ | ±1.5 | ±6.0 | % | |
| Supply Voltage Regulation | | % / V _{DD} | _ | R _{EXT} = 470 Ω, Ta = -40~85°C | | _ | 1.5 | 5.0 | % / V | |
| Pull-Up Resistor | | R _{IN (up)} | _ | _ | | 150 | 300 | 600 | Ω | |
| Pull-Down Resisto | r | R _{IN (down)} | _ | _ | | 100 | 200 | 400 | Ω | |
| | "OFF" | I _{DD (off) 1} | _ | $\frac{R_{EXT} = OPEN,}{OUT0 \sim 15} = 0$ | off | - | 0.6 | 1.2 | | |
| | | I _{DD} (off) 2 | _ | R _{EXT} = 470 Ω, | OUT0 ~15 = off | 3.5 | 5.8 | 8.0 | mA | |
| Supply Current | | I _{DD} (off) 3 | _ | R _{EXT} = 250 Ω, | OUT0 ~15 = off | 6.5 | 10.7 | 15.0 | | |
| | "ON" | I _{DD} (on) 1 | _ | R _{EXT} = 470 Ω, | OUT0 ~15 = on | 10.0 | 16.0 | 22.0 | | |
| | "ON" | | _ | R_{EXT} = 250 Ω , | OUT0 ~15 = on | 18.0 | 28.3 | 38.5 | | |

SWITCHING CHARACTERISTICS (Ta = 25°C unless otherwise noted)


| CHARA | ACTERISTIC | SYMBOL | TEST CIR- CUIT | CONDITION | MIN | TYP. | MAX | UNIT | |
|----------------------------|---------------|-------------------------------|----------------------|---|--------------|------|------|------|----|
| | CLK- OUTn | | | | _ | 1200 | 1500 | - ns | |
| Propagation Delay Time | LATCH - OUTn | + | | | _ | 1200 | 1500 | | |
| ("L" to "H") | ENABLE - OUTn | t _{pLH} | | | _ | 1200 | 1500 | | |
| | CLK-SOUT | | | | 15 | 30 | 70 | | |
| | CLK- OUTn | | | | _ | 700 | 1000 | - ns | |
| Propagation | LATCH - OUTn | + | | | _ | 700 | 1000 | | |
| Delay Time ("H" to "L") | ENABLE - OUTn | t _{pHL} | | $V_{DD} = 5.0 \text{ V}$ $V_{CE} = 0.4 \text{ V}$ $V_{IH} = V_{DD}$ $V_{IL} = GND$ $R_{EXT} = 470 \Omega$ $V_{L} = 3.0 \text{ V}$ $R_{L} = 65 \Omega$ $C_{L} = 10.5 \text{ pF}$ | _ | 700 | 1000 | | |
| | CLK-SOUT | | | | 15 | 30 | 70 | | |
| Pulse Width | CLK | t _{w CLK} | _ | | _ | 20 | 30 | ns | |
| Fuise Width | LATCH | t _w LAT | _ | | _ | 10 | 25 | ns | |
| Set-up Time | L-H | t _{setup (L)} | | | _ | 25 | 50 | ns | |
| Set-up Time | H-L | t _{setup (C)} | | | Ο[- 10.5 μι | _ | 25 | 50 | ns |
| Hold Time | L-H | thold (L) | | _ | _ | 0 | 15 | ns | |
| Tiola Tille | H-L | t _{hold (C)} | | | _ | 0 | 15 | ns | |
| Maximum CLOCK Rise Time | | t _r | _ | | | _ | 10 | μs | |
| Maximum CLOCK Fall Time | | t _f | _ | | | _ | 10 | μs | |
| Output Rise Time | | t _{or} | _ | | 150 | 300 | 600 | ns | |
| Output Fall Time | | t _{of} | _ | | 150 | 300 | 600 | ns | |

TEST CIRCUIT

DC characteristic



AC characteristic




PRECAUTIONS for USING


Utmost care is necessary in the design of the output line, V_{CC} (V_{DD}) and GND line since IC may be destroyed due to short–circuit between outputs, air contamination fault, or fault by improper grounding.

TIMING WAVEFORM


1. CLOCK-SERIAL OUT, OUTn





2. CLOCK-LATCH





3. ENABLE -OUTn























LED DRIVER TB6270X SERIES APPICATION NOTE




Fig.1

[1] Output current (IOUT)

IOUT is set by the enternal resistor (R-EXT) as shown in Fig.1.

[2] Total supply voltage (VLED)


This device can operate 0.4~0.7V (V_O).

When a higher voltage is input to the device, the excess voltage is consumed inside the device, that leads to power dissipation.

In order to minimize power dissipation and loss, we would like to recommend to set the total supply voltage as shown below,

 V_{LED} (total supply voltage) = V_{CE} ($T_r V_{sat}$) + V_f (LED Forward voltage) + V_O (IC supply voltage)

When the total supply is too high considering the power dissipation of this device, an additional R can decrease the supply voltage (VO).




[3] Pattern layout

This device owns only one ground pin that means signal ground pin and power ground pin are common. If ground pattern layout contains large inductance and impedance, and the voltage between ground and LATCH, CLOCK terminals exceeds 2.5 V by switching noise in operation, this device may miss—operate. So we would lile you to pay attention to pattern layout to minimize inductance.

Unit: mm

Package Dimensions


SDIP24-P-300-1.78



Weight: 1.22 g (typ.)

Package Dimensions

SSOP24-P-300-1.00B



Weight: 0.32 g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
 rights of the third parties which may result from its use. No license is granted by implication or otherwise under
 any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.