

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

262,144-WORD BY 16-BIT FULL CMOS STATIC RAM

DESCRIPTION

The TC55NEM216AFTV is a 4,194,304-bit static random access memory (SRAM) organized as 262,144 words by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.7 to 5.5 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz (typ) and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 1.8 μ A standby current (typ) when chip enable (\overline{CE}) is asserted high. There are two control inputs. \overline{CE} is used to select the device and for data retention control, and output enable (\overline{OE}) provides fast memory access. Data byte control pin (\overline{LB} , \overline{UB}) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85°C , the TC55NEM216AFTV can be used in environments exhibiting extreme temperature conditions. The TC55NEM216AFTV is available in a plastic 54-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation
Operating: 15 mW/MHz (typical)
- Single power supply voltage of 2.7 to 5.5 V
- Power down features using \overline{CE}
- Data retention supply voltage of 2.0 to 5.5 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum): 20 μ A

- Access Times (maximum):

	5 V \pm 10%		2.7 V~5.5 V	
	55	70	55	70
Access Time	55 ns	70 ns	85 ns	100 ns
\overline{CE} Access Time	55 ns	70 ns	85 ns	100 ns
\overline{OE} Access Time	30 ns	35 ns	60 ns	70 ns

- Package:
TSOP II54-P-400-0.80 (Weight:0.57 g typ)

PIN ASSIGNMENT (TOP VIEW)

54 PIN TSOP

NC	1	54	A4
A3	2	53	A5
A2	3	52	A6
A1	4	51	A7
A0	5	50	NC
I/O16	6	49	I/O1
I/O15	7	48	I/O2
V _{DD}	8	47	V _{DD}
GND	9	46	GND
I/O14	10	45	I/O3
I/O13	11	44	I/O4
\overline{UB}	12	43	\overline{LB}
\overline{CE}	13	42	\overline{OE}
OP	14	41	OP
R/W	15	40	NC
I/O12	16	39	I/O5
I/O11	17	38	I/O6
GND	18	37	GND
V _{DD}	19	36	V _{DD}
I/O10	20	35	I/O7
I/O9	21	34	I/O8
NC	22	33	A8
A17	23	32	A9
A16	24	31	A10
A15	25	30	A11
A14	26	29	A12
A13	27	28	NC

PIN NAMES

A0~A17	Address Inputs
\overline{CE}	Chip Enable
R/W	Read/Write Control
\overline{OE}	Output Enable
\overline{LB} , \overline{UB}	Data Byte Control
I/O1~I/O16	Data Inputs/Outputs
V _{DD}	Power
GND	Ground
NC	No Connection
OP*	Option

*: OP pin must be open or connected to GND.

The diagram illustrates the internal architecture of a memory device, specifically a 2,048 x 128 x 16 (4,194,304) memory cell array. The central component is the **MEMORY CELL ARRAY**, which is connected to a **ROW ADDRESS DECODER**, a **ROW ADDRESS REGISTER**, and a **ROW ADDRESS BUFFER**. The row address buffer is connected to address pins A6 through A17. The row address register is connected to a **CE** (Chip Enable) pin. The row address decoder is connected to the row address register and the memory cell array. The memory cell array is also connected to a **SENSE AMP** (Sense Amplifier) and a **COLUMN ADDRESS DECODER**. The sense amp is connected to the memory cell array and the column address decoder. The column address decoder is connected to the sense amp and the column address register. The column address register is connected to a **CE** pin and the column address buffer. The column address buffer is connected to the column address register and the memory cell array. The memory cell array is also connected to a **CLOCK GENERATOR**. The clock generator is connected to the memory cell array and the row address register. The memory cell array is connected to a **DATA INPUT BUFFER** and a **DATA OUTPUT BUFFER**. The data input buffer is connected to the memory cell array and the data input pins (I/O1 through I/O8). The data output buffer is connected to the memory cell array and the data output pins (I/O9 through I/O16). The memory cell array is also connected to a **VDD** (Power) pin and a **GND** (Ground) pin. The diagram also shows the external pin connections for address, data, and control signals. The address pins are A0 through A17. The data pins are I/O1 through I/O16. The control pins are \overline{CE} (Active Low Chip Enable), \overline{LB} (Active Low Bank Select), \overline{UB} (Active Low Bank Select), $\overline{R/W}$ (Active Low Read/Write), and \overline{OE} (Active Low Output Enable). The \overline{CE} pin is connected to the row address register and the column address register. The \overline{LB} and \overline{UB} pins are connected to the row address register and the column address register. The $\overline{R/W}$ pin is connected to the row address register and the column address register. The \overline{OE} pin is connected to the data output buffer.

OPERATING MODE

MODE	\overline{CE}	\overline{OE}	R/W	\overline{LB}	\overline{UB}	I/O1~I/O8	I/O9~I/O16	POWER
Read	L	L	H	L	L	Output	Output	I _{DDO}
	L	L	H	H	L	High-Z	Output	I _{DDO}
	L	L	H	L	H	Output	High-Z	I _{DDO}
Write	L	*	L	L	L	Input	Input	I _{DDO}
	L	*	L	H	L	High-Z	Input	I _{DDO}
	L	*	L	L	H	Input	High-Z	I _{DDO}
Output Deselect	L	H	H	L	L	High-Z	High-Z	I _{DDO}
	L	H	H	H	L	High-Z	High-Z	I _{DDO}
	L	H	H	L	H	High-Z	High-Z	I _{DDO}
Standby	H	*	*	*	*	High-Z	High-Z	I _{DDS}
	*	*	*	H	H	High-Z	High-Z	I _{DDS}

* = don't care

H = logic high

L = logic low

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-0.3*~7.0	V
V _{I/O}	Input/Output Voltage	-0.5~V _{DD} + 0.5	V
P _D	Power Dissipation	0.6	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	-55~150	°C
T _{opr}	Operating Temperature	-40~85	°C

*: -2.0 V when measured at a pulse width of 20ns

DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER	5 V ± 10%			2.7 V~5.5 V			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	2.7	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	—	V _{DD} + 0.3	V _{DD} - 0.2	—	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	-0.3*	—	0.6	-0.3*	—	0.2	V
V _{DH}	Data Retention Supply Voltage	2.0	—	5.5	2.0	—	5.5	V

*: -2.0V when measured at a pulse width of 20 ns

DC CHARACTERISTICS ($T_a = -40^\circ \text{ to } 85^\circ \text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION			MIN	TYP	MAX	UNIT		
I _{IL}	Input Leakage Current	V _{IN} = 0 V~V _{DD}			—	—	±1.0	μA		
I _{OH}	Output High Current	V _{OH} = 2.4 V			−1.0	—	—	mA		
I _{OL}	Output Low Current	V _{OL} = 0.4 V			2.1	—	—	mA		
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{LB} = \overline{UB} = V_{IH}$ or R/W = V _{IL} or $\overline{OE} = V_{IH}$, V _{OUT} = 0 V~V _{DD}			—	—	±1.0	μA		
I _{DDO1}	Operating Current	$\overline{CE} = V_{IL}$ and R/W = V _{IH} , $\overline{LB} = \overline{UB} = V_{IL}$, I _{OUT} = 0 mA, Other Input = V _{IH} /V _{IL}	t _{cycle}	MIN	—	—	35	mA		
				1 μs	—	8	—			
I _{DDO2}	Operating Current	$\overline{CE} = 0.2 \text{ V}$ and R/W = V _{DD} − 0.2 V, $\overline{LB} = \overline{UB} = 0.2 \text{ V}$, I _{OUT} = 0 mA, Other Input = V _{DD} − 0.2 V/0.2 V	t _{cycle}	MIN	—	—	30	mA		
				1 μs	—	3	—			
I _{DDS1}	Standby Current	1) $\overline{CE} = V_{IH}$ 2) $\overline{LB} = \overline{UB} = V_{IH}$			—	—	3	mA		
I _{DDS2}		1) $\overline{CE} = V_{DD} - 0.2 \text{ V}$ 2) $\overline{LB} = \overline{UB} = V_{DD} - 0.2 \text{ V}$, $\overline{CE} = 0.2 \text{ V}$			Ta = 25°C		—	1.8	μA	
					Ta = −40~40°C		—	—		3
					Ta = −40~85°C		—	—		20

DC CHARACTERISTICS ($T_a = -40^\circ \text{ to } 85^\circ \text{C}$, $V_{DD} = 3 \text{ V} \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION			MIN	TYP	MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V~V _{DD}			—	—	±1.0	μA
I _{OH}	Output High Current	V _{OH} = V _{DD} – 0.2 V			–0.1	—	—	mA
I _{OL}	Output Low Current	V _{OL} = 0.2 V			0.1	—	—	mA
I _{LO}	Output Leakage Current	$\overline{\text{CE}} = V_{\text{IH}}$ or $\overline{\text{LB}} = \overline{\text{UB}} = V_{\text{IH}}$ or R/W = V _{IL} or $\overline{\text{OE}} = V_{\text{IH}}$, V _{OUT} = 0 V~V _{DD}			—	—	±1.0	μA
I _{DDO2}	Operating Current	$\overline{\text{CE}} = 0.2 \text{ V}$ and R/W = V _{DD} – 0.2 V, $\overline{\text{LB}} = \overline{\text{UB}} = 0.2 \text{ V}$, I _{OUT} = 0 mA, Other Input = V _{DD} – 0.2 V/0.2 V	t _{cycle}	MIN	—	—	30	mA
				1 μs	—	3	—	
I _{DDS2}	Standby Current	1) $\overline{\text{CE}} = V_{\text{DD}} - 0.2 \text{ V}$ 2) $\overline{\text{LB}} = \overline{\text{UB}} = V_{\text{DD}} - 0.2 \text{ V}$, $\overline{\text{CE}} = 0.2 \text{ V}$	Ta = 25°C		—	1.6	—	μA
			Ta = –40~40°C		—	—	3	
			Ta = –40~85°C		—	—	20	

CAPACITANCE ($T_a = 25^\circ \text{C}$, $f = 1 \text{ MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = \text{GND}$	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

AC CHARACTERISTICS AND OPERATING CONDITIONS

(Ta = -40° to 85°C, VDD = 5 V ± 10%)

READ CYCLE

SYMBOL	PARAMETER	TC55NEM216AFTV				UNIT
		55		70		
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	55	—	70	—	ns
t _{ACC}	Address Access Time	—	55	—	70	
t _{CO}	Chip Enable Access Time	—	55	—	70	
t _{OE}	Output Enable Access Time	—	30	—	35	
t _{BA}	Data Byte Control Access Time	—	55	—	70	
t _{COE}	Chip Enable Low to Output Active	5	—	5	—	
t _{OOE}	Output Enable Low to Output Active	0	—	0	—	
t _{BE}	Data Byte Control Low to Output Active	5	—	5	—	
t _{OD}	Chip Enable High to Output High-Z	—	25	—	30	
t _{ODO}	Output Enable High to Output High-Z	—	25	—	30	
t _{BD}	Data Byte Control High to Output High-Z	—	25	—	30	
t _{OH}	Output Data Hold Time	10	—	10	—	

WRITE CYCLE

SYMBOL	PARAMETER	TC55NEM216AFTV				UNIT
		55		70		
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	55	—	70	—	ns
t _{WP}	Write Pulse Width	40	—	50	—	
t _{CW}	Chip Enable to End of Write	45	—	55	—	
t _{BW}	Data Byte Control to End of Write	45	—	55	—	
t _{AS}	Address Setup Time	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	
t _{ODW}	R/W Low to Output High-Z	—	25	—	30	
t _{OEW}	R/W High to Output Active	0	—	0	—	
t _{DS}	Data Setup Time	25	—	30	—	
t _{DH}	Data Hold Time	0	—	0	—	

Note: t_{OD}, t_{ODO}, t_{BD} and t_{ODW} are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

AC TEST CONDITIONS

PARAMETER	TEST CONDITION
Input pulse level	0.4 V, 2.6 V
t _R , t _F	5 ns
Timing measurements	1.5 V
Reference level	1.5 V
Output load	30 pF + 1 TTL Gate (55) 100 pF + 1 TTL Gate (70)

AC CHARACTERISTICS AND OPERATING CONDITIONS

(Ta = -40° to 85°C, V_{DD} = 2.7 to 5.5 V)

READ CYCLE

SYMBOL	PARAMETER	TC55NEM216AFTV				UNIT
		55		70		
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	85	—	100	—	ns
t _{ACC}	Address Access Time	—	85	—	100	
t _{CO}	Chip Enable Access Time	—	85	—	100	
t _{OE}	Output Enable Access Time	—	60	—	70	
t _{BA}	Data Byte Control Access Time	—	85	—	100	
t _{COE}	Chip Enable Low to Output Active	5	—	5	—	
t _{OOE}	Output Enable Low to Output Active	0	—	0	—	
t _{BE}	Data Byte Control Low to Output Active	5	—	5	—	
t _{OD}	Chip Enable High to Output High-Z	—	35	—	40	
t _{ODO}	Output Enable High to Output High-Z	—	35	—	40	
t _{BD}	Data Byte Control High to Output High-Z	—	35	—	40	
t _{OH}	Output Data Hold Time	10	—	10	—	

WRITE CYCLE

SYMBOL	PARAMETER	TC55NEM216AFTV				UNIT
		55		70		
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	85	—	100	—	ns
t _{WP}	Write Pulse Width	55	—	60	—	
t _{CW}	Chip Enable to End of Write	60	—	70	—	
t _{BW}	Data Byte Control to End of Write	60	—	70	—	
t _{AS}	Address Setup Time	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	
t _{ODW}	R/W Low to Output High-Z	—	35	—	40	
t _{OEW}	R/W High to Output Active	0	—	0	—	
t _{DS}	Data Setup Time	35	—	40	—	
t _{DH}	Data Hold Time	0	—	0	—	


Note: t_{OD}, t_{ODO}, t_{BD} and t_{ODW} are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

AC TEST CONDITIONS


PARAMETER	TEST CONDITION
Input pulse level	0.2 V, V _{DD} - 0.2 V
t _R , t _F	5 ns
Timing measurements	1.5 V
Reference level	1.5 V
Output load	30 pF (Include Jig) (55) 100 pF (Include Jig) (70)

TIMING DIAGRAMS


READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 ($\overline{\text{CE}}$ CONTROLLED) (See Note 4)



WRITE CYCLE 3 ($\overline{\text{UB}}$, $\overline{\text{LB}}$ CONTROLLED) (See Note 4)




Note:

- (1) R/W remains HIGH for the read cycle.
- (2) If \overline{CE} (or \overline{UB} or \overline{LB}) goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If \overline{CE} (or \overline{UB} or \overline{LB}) goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.


DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{DH}	Data Retention Supply Voltage		2.0	—	5.5	V
I _{DDS2}	Standby Current	Ta = -40~40°C	—	—	3	μA
		Ta = -40~85°C	—	—	20	
t _{CDR}	Chip Deselect to Data Retention Mode Time		0	—	—	ns
t _R	Recovery Time		5	—	—	ms

\overline{CE} CONTROLLED DATA RETENTION MODE



$\overline{UB}, \overline{LB}$ CONTROLLED DATA RETENTION MODE (See Note 2)






Note:

- (1) When \overline{CE} is operating at the $V_{IH}(\text{min.})$ level(2.4 V), the operating current is given by I_{DDs1} during the transition of V_{DD} from 4.5 to 2.6 V.
- (2) In \overline{UB} (or \overline{LB}) controlled data retention mode, minimum standby current mode is entered when $\overline{CE} \leq 0.2 \text{ V}$ or $\overline{CE} \geq V_{DD} - 0.2 \text{ V}$.
- (3) When \overline{UB} (or \overline{LB}) is operating at the $V_{IH}(\text{min.})$ level(2.4 V), the operating current is given by I_{DDs1} during the transition of V_{DD} from 4.5 to 2.6 V.

PACKAGE DIMENSIONS

TSOP154-P-400-0.80

Unit: mm



Weight:0.57g (typ)

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.