#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

#### 524.288-WORD BY 8-BIT STATIC RAM

#### **DESCRIPTION**

The TC55VEM208ASTN is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz (typ) and a minimum cycle time of 40 ns. It is automatically placed in low-power mode at 0.7  $\mu$ A standby current (typ) when chip enable ( $\overline{CE}$ ) is asserted high. There are two control inputs.  $\overline{CE}$  is used to select the device and for data retention control, and output enable ( $\overline{OE}$ ) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC55VEM208ASTN is available in a plastic 32-pin thin-small-outline package (TSOP).

#### **FEATURES**

- Low-power dissipation
   Operating: 9 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.6 V
- Power down features using CE
- Data retention supply voltage of 1.5 to 3.6 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum):

3.6 V	10 μΑ
3.0 V	5 μΑ

#### Access Times:

		TC55VEM	1208ASTN		
		40	55		
Access Time		40 ns	55 ns		
CE	Access Time	40 ns	55 ns		
ŌE	Access Time	25 ns	30 ns		


Package:

TSOP 32-P-0.50

(Weight: 0.22 g typ)

### **PIN ASSIGNMENT (TOP VIEW)**

#### 32 PIN TSOP




#### **PIN NAMES**

A0~A18	Address Inputs
R/W	Read/Write Control
ŌE	Output Enable
CE	Chip Enable
I/O1~I/O8	Data Inputs/Outputs
$V_{DD}$	Power
GND	Ground

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Pin Name	A11	A9	A8	A13	R/W	A17	A15	$V_{DD}$	A18	A16	A14	A12	A7	A6	A5	A4
Pin No.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Pin Name	А3	A2	A1	A0	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	1/07	I/O8	CE	A10	ŌĒ



### **BLOCK DIAGRAM**



#### **OPERATING MODE**

MODE	CE	ŌĒ	R/W	I/O1~I/O8	POWER
Read	L	L	Н	Output	I <sub>DDO</sub>
Write	L	*	L	Input	I <sub>DDO</sub>
Output Deselect	L	Н	Н	High-Z	I <sub>DDO</sub>
Standby	Н	*	*	High-Z	I <sub>DDS</sub>

<sup>\* =</sup> don't care

#### **MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
$V_{DD}$	Power Supply Voltage	-0.3~4.2	V
V <sub>IN</sub>	Input Voltage	-0.3*~4.2	V
V <sub>I/O</sub>	Input/Output Voltage	−0.5~V <sub>DD</sub> + 0.5	٧
$P_{D}$	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	<b>−55~150</b>	°C
T <sub>opr</sub>	Operating Temperature	-40~85	°C

<sup>\*: -2.0</sup> V when measured at a pulse width of 20ns

H = logic high

L = logic low



## **DC RECOMMENDED OPERATING CONDITIONS** (Ta = -40° to 85°C)

SYMBOL	PARAMETER	PARAMETER			MAX	UNIT
$V_{DD}$	Power Supply Voltage	2.3	_	3.6	V	
V	Input High Voltage	V <sub>DD</sub> = 2.3 V~2.7 V	2.0		V + 0.3	V
V <sub>IH</sub>	Input High Voltage	V <sub>DD</sub> = 2.7 V~3.6 V	2.2	_	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	_	V <sub>DD</sub> × 0.24	V	
$V_{DH}$	Data Retention Supply Voltage	1.5	_	3.6	V	

<sup>\*: -2.0</sup> V when measured at a pulse width of 20ns

## **DC CHARACTERISTICS** (Ta = $-40^{\circ}$ to 85°C, $V_{DD} = 2.3$ to 3.6 V)

SYMBOL	PARAMETER	TEST COND	ITION			MIN	TYP	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 \ V \sim V_{DD}$	$V_{IN} = 0 V \sim V_{DD}$			_	_	±1.0	μА
I <sub>OH</sub>	Output High Current	$V_{OH} = V_{DD} - 0.5 \text{ V}$			-0.5			mA	
$I_{OL}$	Output Low Current	V <sub>OL</sub> = 0.4 V				2.1	_	_	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_{IL} \text{ or } \overline{OE} = V_{IH}, V_{OUT} = 0 \text{ V} \sim V_{DD}$						±1.0	μΑ
I <sub>DDO1</sub>	$\overline{CE} = V_{IL}$ and R/W = $V_{IH}$ , $I_{OUT} = 0$ mA,				MIN	_	_	35	- mA
IDDOT	Operating Current	Other Input = V <sub>IH</sub> /V <sub>IL</sub>		t <sub>cycle</sub>	1 μs			8	1117 (
lana.	Operating Current	$\overline{CE}$ = 0.2 V and R/W = V <sub>DD</sub> – 0.2 V, I <sub>OUT</sub> = 0 mA,			MIN			30	- mA
I <sub>DDO2</sub>		Other Input = V <sub>DD</sub> – 0.2 V/0.2 V			1 μs			3	IIIA
I <sub>DDS1</sub>		CE = V <sub>IH</sub>						1	mA
			$V_{DD} = 3.3V \pm 0.3 V$	Ta = -40~85°C				10	
I <sub>DDS2</sub>	Standby Current	$\overline{CE} = V_{DD} - 0.2 \text{ V}$		Ta = 25°C		_	0.7	_	μΑ
2202			-0.5	Ta = -40~40°C				2	

### **CAPACITANCE** (Ta = $25^{\circ}$ C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	$V_{IN} = GND$	10	рF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	рF

Note: This parameter is periodically sampled and is not 100% tested.



# AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = $-40^{\circ}$ to $85^{\circ}$ C, $V_{DD}$ = 2.7 to 3.6 V)

### **READ CYCLE**

			1			
SYMBOL	PARAMETER	4	0	5	UNIT	
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	40	_	55	_	
t <sub>ACC</sub>	Address Access Time	_	40	_	55	
t <sub>CO</sub>	Chip Enable Access Time	_	40	_	55	
toE	Output Enable Access Time	_	25	_	30	
tCOE	Chip Enable Low to Output Active	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	20	_	25	
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	20	_	25	
t <sub>OH</sub>	Output Data Hold Time	10	_	10	_	

## WRITE CYCLE

			1			
SYMBOL	PARAMETER	4	0	5	UNIT	
		MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	40	_	55	_	
t <sub>WP</sub>	Write Pulse Width	30	_	40	_	
$t_{CW}$	Chip Enable to End of Write	35	_	45	_	
t <sub>AS</sub>	Address Setup Time	0	_	0	_	
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	ns
t <sub>ODW</sub>	R/W Low to Output High-Z	_	20	_	25	
t <sub>OEW</sub>	R/W High to Output Active	0	_	0	_	
t <sub>DS</sub>	Data Setup Time	20	_	25	_	
t <sub>DH</sub>	Data Hold Time	0	_	0	_	

Note:  $t_{OD}$ ,  $t_{ODO}$  and  $t_{ODW}$  are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.



# AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = $-40^{\circ}$ to $85^{\circ}$ C, $V_{DD}$ = 2.3 to 3.6 V)

### **READ CYCLE**

			1			
SYMBOL	PARAMETER	4	-0	55		UNIT
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	55	_	70	_	
t <sub>ACC</sub>	Address Access Time	_	55	_	70	
t <sub>CO</sub>	Chip Enable Access Time	_	55	_	70	
toE	Output Enable Access Time	_	30	_	35	
tCOE	Chip Enable Low to Output Active	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	25	_	30	
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	25	_	30	
t <sub>OH</sub>	Output Data Hold Time	10	_	10	—	

## WRITE CYCLE

SYMBOL	PARAMETER	TC55VEM208ASTN				
		40		55		UNIT
		MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	55	_	70	_	
t <sub>WP</sub>	Write Pulse Width	40		50	_	
$t_{CW}$	Chip Enable to End of Write	45	_	55	_	
t <sub>AS</sub>	Address Setup Time	0	_	0	_	
t <sub>WR</sub>	Write Recovery Time	0	_	0	ns	
t <sub>ODW</sub>	R/W Low to Output High-Z	_	25	_	30	
toew	R/W High to Output Active	0	_	0	_	
t <sub>DS</sub>	Data Setup Time	25	_	30		
t <sub>DH</sub>	Data Hold Time	0	_	0	_	

Note:  $t_{OD}$ ,  $t_{ODO}$  and  $t_{ODW}$  are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

## **AC TEST CONDITIONS**

**TOSHIBA** 

PARAMETER	TEST CONDITION			
Input pulse level	0.2 V, V <sub>DD</sub> × 0.7 V + 0.2 V			
t <sub>R</sub> , t <sub>F</sub>	1V / ns(Fig.1)			
Timing measurements	V <sub>DD</sub> ×0.5			
Reference level	V <sub>DD</sub> ×0.5			
Output load	30 pF + 1 TTL Gate(Fig.2)			

Fig.1: Input rise and fall time






Fig.2 : Output load






## **TIMING DIAGRAMS**

# READ CYCLE (See Note 1)




## WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)





## WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



#### Note:


- (1) R/W remains HIGH for the read cycle.
- (2) If  $\overline{CE}$  goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{\text{CE}}$  goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.



## **DATA RETENTION CHARACTERISTICS** (Ta = -40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT	
$V_{DH}$	Data Retention Supply Voltage			1.5	_	3.6	V	
I <sub>DDS2</sub>	Standby Current $ V_{DH} = 3.6 \text{ V} $ $V_{DH} = 3.0 \text{ V} $	V <sub>DH</sub> = 3.6 V	Ta = -40~85°C	_	_	10		
		V- · · 2.0 V	Ta = -40~40°C	_	_	2	μΑ	
		Ta = -40~85°C	_	_	5			
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time			0	_	_	ns	
t <sub>R</sub>	Recovery Time			5	_	_	ms	

### CE CONTROLLED DATA RETENTION MODE




Note: When  $\overline{CE}$  is operating at the V<sub>IH</sub>(min.) level, the operating current is given by I<sub>DDS1</sub> during the transition of V<sub>DD</sub> from 2.3(2.7) to 2.2V(2.4 V).



## **PACKAGE DIMENSIONS**

TSOPI32-P-0.50

Unit: mm



Weight:0.22 g (typ)

#### **RESTRICTIONS ON PRODUCT USE**

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
  may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
  TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.