#### CMOS 8-Bit Microcontroller

# TMP88CS38BNG/FG, TMP88CM38BNG/FG, TMP88CP38BNG/FG

The TMP88CS38B/CM38B/CP38B is the high speed and high performance 8-bit single chip microcomputers. This MCU contain CPU core, ROM, RAM, input/output ports, four Multi-function timer/counters, serial bus interface, on-screen display, PWM output, 8-bit AD converter, and remote control signal preprocessor on chip.

Product No.	ROM	RAM	Package	OTP MCU
TMP88CS38BNG/FG	$64 \text{ K} \times 8 \text{ bits}$	$2 \text{ K} \times 8 \text{ bits}$	SDIP42-P-600-1.78	
TMP88CM38BNG/FG	32 K $\times$ 8 bits	1.5 K × 8 bits	P-QFP44-1414-0.80K	TMP88PS38BNG/FG
TMP88CP38BNG/FG	48 K $\times$ 8 bits		r -wir 44-1414-0.00K	

## Features

- 8-bit single chip microcomputer TLCS-870/X series
- Instruction execution time: 0.25 µs (at 16 MHz)
- 842 basic instructions
  - Multiplication and division (8 bits × 8 bits, 16 bits × 8 bits, 16 bits/8 bits)
  - Bit manipulations (Set/clear/complement/move/test/exclusive or)
  - 16-bit data and 20-bit data operations
  - 1-byte jump/subroutine call (Short relative jump/vector call)
- I/O ports: Maximum 33 (High current output: 4)
- 17 interrupt sources: External 6, internal 11
  - All sources have independent latches each, and nested interrupt control is available.
  - Edge-selectable external interrupts with noise reject
  - High-speed task switching by register bank changeover
- ROM corrective function
- Two 16-bit timer/counters: TC1, TC2
  - Timer, event counter, pulse width measurement, external trigger timer, window modes

030619EBP1

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

<sup>•</sup> The information contained herein is subject to change without notice.

<sup>The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general</sup> 

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal
equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are
neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor
failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control
instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments,
medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made
at the customer's own risk.


<sup>•</sup> The products described in this document are subject to the foreign exchange and foreign trade laws.

TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law
and regulations.

•

- Two 8-bit timer/counters: TC3, TC4
  - Timer, event counter, capture (Pulse width/duty measurement) mode
- Time base timer (Interrupt frequency: 0.95 Hz to 31250 Hz)
- Watchdog timer
  - Interrupt sourse/reset output
- Serial bus interface
  - I<sup>2</sup>C bus, 8-bit SIO mode (Selectable two I/O channels)
- On-screen display circuit
  - Font ROM characters: 384 characters
  - Characters display: 32 columns × 12 lines
  - Composition: 16 × 18 dots
  - Size of character: 3 kinds (Line by line)
  - Color of character: 8 or 15 kinds (Character by character)
  - Variable display position: Horizontal 256 steps, Vertical 512 steps
  - Fringing, smoothing, slant, underline, blinking function
- Jitter elimination
- Data slicer circuit 1 channel
- DA conversion (Pulse width modulation) outputs
  - 14- or 12-bit resolution (2 channels)
  - 12-bit resolution (2 channels)
  - 7-bit resolution (6 channels)
- 8-bit successive approximate type AD converter with sample and hold
- Remote control signal preprocessor
- Two power saving operating modes
  - STOP mode: Oscillation stops. Battery/capacitor back up. Port output hold/high impedance.
  - IDLE mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
- Operating Voltage: 4.5 to 5.5 V at 16 MHz
- Emulation POD: BM88CS38N0A-M15

# **Pin Assignments**




# Pin Functions (1/2)

Pin Name	I/O	Fund	ction	
P20 (INT5 / STOP)	I/O (Input)	1-bit input/output port with latch. When used as an input port, the latch must be set to "1".	External interrupt input 5 or STOP mode release signal input	
P35 (SDA0)	I/O (Input/Output)	6-bit programmable input/output port.	I <sup>2</sup> C bus serial data input/output 0	
P34 (SCL0)	I/O (Input/Output)	Each bit of these ports can be	I <sup>2</sup> C bus serial clock input/output 0	
P33 (TC4/VIN0)	I/O (Input)	individually configured as an input or an output under software control. During reset, all bits are configured as	Timer counter input 4 or video signal Input 0	
P32 (VIN1/CSIN)	I/O (Input)	inputs. When used as a serial bus interface input/output, the latch must	Video signal input 1 or composite sync input	
P31 (INT4/TC3)	I/O (Input)	be set to "1".	External interrupt input 4 or timer counter input 3	
P30 (INT3/RXIN)	I/O (Input)		External interrupt input 3 or remote control signal preprocessor input	
P47 ( PWM7 )	I/O (Output)	8-bit programmable input/output port.		
P46 ( PWM6 )	I/O (Output)	Each bit of these ports can be	7-bit DA conversion (PWM) outputs	
P45 ( PWM5 )	I/O (Output)	individually configured as an input or an output under software control.	r-bit DA conversion (F will) outputs	
P44 ( PWM4 )	I/O (Output)	During reset, all bits are configured as		
P43 ( PWM3 )	I/O (Output)	inputs. When used as a PWM output,	12-bit DA conversion (PWM) outputs	
P42 ( PWM2 )	I/O (Output)	the latch must be set to "1".		
P41 ( PWM1 )	I/O (Output)		14/12-bit DA conversion (PWM)	
P40 ( PWM0 )	I/O (Output)		outputs	
P57 (I)	I/O (Output)	8-bit programmable input/output port.	Translucent signal output	
P56 ( KWU3 /AIN3)	I/O (Input)	Each bit of these ports can be individually configured as an input or	Key-on wakeup inputs or AD converter analog inputs	
P55 ( KWU2 /AIN2)	I/O (Input)	an output under software control.		
P54 ( KWU1 /AIN1)	I/O (Input)	During reset, all bits are configured as		
P53 ( <del>KWU0</del> /AIN0/TC1 /INT2/ SCK1 )	I/O (Input /Input/Input /Input/Output)	inputs. When used as a PWM output, a serial bus interface input/output, the latch must be set to "1".	Key-on wakeup input or AD converter analog input or timer counter input 1 or external interrupt input 2 or SIO serial clock input/output 1	
P52 (SDA1/SO1)	I/O (Input/Output /Output)		I <sup>2</sup> C bus serial data input/output 1 or SIO serial data output 1	
P51 ( PWM9 /SCL1/SI1)	I/O (Output/Input/Output /Input)		7-bit DA conversion (PWM) output or $I^2C$ bus serial data input/output 1 or SIO serial data input 1	
P50 ( PWM8 /TC2/ INTO )	l/O (Output/Input /Input)		7-bit DA conversion (PWM) output or timer counter input 2 or external interrupt input 0	
P67 (Y/BL)	I/O (Output)	8-bit programmable input/output port.	Y or BL output	
P66 (B)	I/O (Output)	(P67 to P64: Tri-State, P63 to P60:		
P65 (G)	I/O (Output)	High current output) Each bit of these ports can be individually configured as	R/G/B outputs	
P64 (R)	I/O (Output)	an input or an output under software		
P63 (RIN)	I/O (Input)	control. During reset, all bits are	R input	
P62 (GIN/CSOUT)	I/O (Input/Output)	configured as inputs. When used P64 to P67 as port, each bit of the P6 port	G input or TEST video signal output	
P61 ( KWU5 /BIN/AIN5)	I/O (Input)	data selection register (Bit7 to 4 in ORP6S) must be set to "1".	Key-on wakeup input 5 or B input or AD converter analog input 5	
P60 (KWU4/YBLIN/AIN4)	I/O (Input)	-,	Key-on wakeup input 4 or Y/BL input or AD converter analog input 4	

# Pin Functions (2/2)

Pin Name	I/O	Function			
P71 ( VD )	I/O (Input)	2-bit programmable input/output port. Each bit of these ports can be individually configured as an input or	Vertical synchronous signal input		
P70 ( HD )	I/O (Input)	an output under software control. During reset, all bits are configured as inputs.	Horizontal synchronous signal input		
XIN, XOUT	Input, Output	Resonator connecting pins. For inputting external clock, XIN is used and XOUT is opened.			
RESET	I/O	Reset signal input or watchdog timer ou output/system-clock-reset output	tput/address-trap-reset		
TEST	Input	Test pin for out-going test. Be tied to low	Test pin for out-going test. Be tied to low.		
OSC1, OSC2	Input, Output	Resonator connecting pins for on-scree	n display circuitry		
VDD, VSS, VVSS	Power supply	+5 V, 0 V (GND)			

# **Block Diagram**



# **Operational Description**

# 1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller. This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

## 1.1 Memory Address Map

The TMP88CS38B/CM38B/CP38B memory consists of four blocks: ROM, RAM, SFR (Special function register), and DBR (Data buffer register). They are all mapped to a 1-Mbyte address space. Figure 1.1.1 shows the TMP88CS38B/CM38B/CP38B memory address map. There are 16 banks of the general-purpose register. The register banks are also assigned to the RAM address space.




Figure 1.1.1 Memory Address Map

## 1.2 Program Memory (ROM)

The TMP88CS38B contains a 64-Kbyte program memory (Mask ROM) at addresses from 04000H to 13EFFH and FFF00H to FFFFFH.

The TMP88CM38B contains a 32-Kbyte program memory (Mask ROM) at address from 04000H to 0BEFFH and FFF00H to FFFFFH. The TMP88CP38B contains a 48-Kbyte program memory (Mask ROM) at address from 04000H to 0FEFFH and FFF00H to FFFFFH.

Addresses FFF00H through FFFFFH in the program memory are also used for a particular purpose.

#### 1.3 Data Memory (RAM)

The TMP88CS38B has a 2-Kbyte data memory (Static RAM) address from 0040H to 08BFH. The TMP88CM38B/CP38B has a 1.5-Kbyte data memory (Static RAM) address from 0040H to 06BFH.

The first 128 bytes (Addresses 00040H through 000BFH) in the built-in RAM are also available as general-purpose register banks.

The general-purpose registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

Example: Clears RAM to "00H" except the bank0 (TMP88CS38B/CM38B/CP38B):

	LD	HL, 0048H	;	Sets start address to HL register pair
	LD	A, H	;	Sets initial data (00H) to A register
	LD	BC, 0877H	;	Sets number of byte to BC register pair
SRAMCLR:	LD	(HL+), A		
	DEC	BC		
	JRS	F, SRAMCLR		

Note: The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpose registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

## 1.4 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a standby controller.




Figure 1.4.1 System Clock Controller

#### 1.4.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains oscillation circuit: one for the high-frequency clock.

The high-frequency (fc) clock can be easily obtained by connecting a resonator between the XIN/XOUT pin, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin not connected. The TMP88CS38B/CM38B/CP38B is not provided an LC oscillation.




Figure 1.4.2 Examples of Resonator Connection

Note: Accurate adjustment of the oscillation frequency:

Although hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

#### 1.4.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions:


- 1. Generation of main system clock
- 2. Generation of source clocks for time base timer
- 3. Generation of source clocks for watchdog timer
- 4. Generation of internal source clocks for timer/counters TC1 to TC4
- 5. Generation of warm-up clocks for releasing STOP mode
- 6. Generation of a clock for releasing reset output
- (1) Configuration of timing generator

The timing generator consists of a 21-stage divider with a divided by 3 prescaler, a main system clock generator, and machine cycle counters.

During reset and at releasing STOP mode, the prescaler and the divider are cleared to "0", however, the prescaler is not cleared.

An input clock to the 7th stage of the divider depends on the operating mode.

A divided by 256 of high-frequency clock (fc/2<sup>8</sup>) is input to the 7th stage of the divider.









Figure 1.4.4 Divider Control Register

FC8CR				D1	D0	Read/Write (Initial value: 0000 0010)
						· · · · · · · · · · · · · · · · · · ·
	D1	D0	FC8	OUT		
	1	0	1/2 fc			
	0	0	1/*	l fc		



#### (2) Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called a "machine cycle". There are a total of 15 different types of instructions for the TLCS-870/X series: Ranging from 1-cycle instructions which require one machine cycle for execution to 15-cycle instructions which require 15 machine cycles for execution.

A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.




Figure 1.4.6 Machine Cycle

#### 1.4.3 Standby Controller

The standby controller starts and stops the switches the main system clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1.4.7 shows the operating mode transition diagram and Figure 1.4.8 shows the system control registers.

(1) Single-clock mode

In the single-clock mode, the machine cycle time is  $4/fc \ [s] \ (0.25 \ \mu s \ at \ fc = 16 \ MHz)$ .

1. NORMAL mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock.

2. IDLE mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (Operate using the high-frequency clock). IDLE mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (Interrupt master enable flag) is "1" (Interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (Interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

3. STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode.

STOP mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP mode is released by an input (Either level-sensitive or edge-sensitive can be programmably selected) to the  $\overline{\text{STOP}}$  pin. After the warm-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.




Figure 1.4.7 Operating Mode Transition Diagram

System Contro	D Pogisto									
SYSCR1	7	,, i 6	5	4	3	2	1	0		
(00038H)	, STOP	RELI		"1"	WUT	<u>-</u>		···-;	(Initial value: 0000 00**	*)
(0003011)	0101				vvçı					)
						0. CBI	L core and	peripherals re	emain active	
	STC	ЭР	STOP mode	e start				peripherals a		
							rt STOP m			
	סכו		Deleges me	the d fee C		0: STC	P Edge-se	ensitive releas	se (Rising edge)	
	REL	.IVI	Release me	sthod for S	STOP mode	1: STC	P Level-se	ensitive releas	se ("H" level)	
						/		Return to NC	RMAL mode	R/W
							DV1	CK = 0	DV1CK = 1	
	WU	т	Warm-up tir	ne at rele	asing STOP	00	3 × 2	2 <sup>16</sup> /fc	$3 \times 2^{17}$ /fc	
	**0	1	mode			01	2	2 <sup>16</sup> /fc	2 <sup>17</sup> /fc	
						10		2 <sup>14</sup> /fc	$3 \times 2^{15}$ /fc	
						11	2	2 <sup>14</sup> /fc	2 <sup>15</sup> /fc	
	Note 1:	Alway	s set bit5 in S	SYSCR1 t	o "0".					
	Note 2:	When	STOP mode	is release	ed with RESE	T pin inp	out, a return	is made to N	ORMAL mode regardles	s of the
		RETM	contents.							
	Note 3:	fc: Hic	h-frequency	clock [Hz	7]					
	1010 0.		n't care		-1					
	Nete 4.					- I - C I	-l=4=		diana in anna an da d	
									tion is executed.	
	Note 5:	Alway	s set bit4 in S	SYSCR1 t	o "1" when S	TOP mo	de is starte	d.		
System Contro	D Pogisto	r 2								
SYSCR2	7	<u>م</u> الم	5	4	3	2	1	0		
(00039H)	"1"	"0"		IDLE	·-; - ٽ ا			· · · · ·	(Initial value: 1000 ****	()
(0000011)	•			IDLL				!		/
					0. CE	PU and w	atchdog tir	ner remain ad	tive	
	IDLE	IDI	LE mode star	ť			•		ed (Start IDLE mode)	R/W
	Note 1:	*· Dor	n't care					-11	,	
				and 5 in S		00"				
	NOLE 2:	Aiway	s set bit7, 6 a		130K2 10 "1	00.				

Figure 1.4.8 System Control Registers

#### 1.4.4 Operating Mode Control

(1) STOP mode

STOP mode is controlled by the system control register 1 (SYSCR1) and the  $\overline{\text{STOP}}$  pin input. The  $\overline{\text{STOP}}$  pin is also used both as a port P20 and an  $\overline{\text{INT5}}$  (External interrupt input 5) pin. STOP mode is started by setting STOP (Bit7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- 1. Oscillations are turned off, and all internal operations are halted.
- 2. The data memory, registers and port output latches are all held in the status in effect before STOP mode was entered.
- 3. The prescaler and the divider of the timing generator are cleared to "0".
- 4. The program counter holds the address of the instruction following the instruction which started the STOP mode.


STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (Bit6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back up when the main power supply is cut off and long term battery back up.

When the <u>STOP</u> pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (Warm up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the <u>STOP</u> pin input is low. The following method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).






Figure 1.4.9 Level-sensitive Release Mode

Edge-sensitive release mode (RELM = 0)b.

In this mode, STOP mode is released by a rising edge of the  $\overline{\text{STOP}}$  pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the  $\overline{\text{STOP}}$  pin.

In the edge-sensitive release mode, STOP mode is started even when the  $\overline{\text{STOP}}$ pin input is high.

:

Example: Starting STOP mode from NORMAL mode

LD




Figure 1.4.10 Edge-sensitive Release Mode


STOP mode is released by the following sequence:

- 1. When returning to NORMAL, clock oscillator is turned on.
- 2. A warm-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warm-up times can be selected with WUT (Bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- 3. When the warm-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g., [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

		Time [ms]			
WUT	Return to NORMAL mode				
	DV1C	K = 0	DV1CK = 1		
00	$3 \times 2^{16}$ /fc	(12.29 m)	$3 \times 2^{17}$ /fc	(24.58 m)	
01	2 <sup>16</sup> /fc	(4.10 m)	2 <sup>17</sup> /fc	(8.20 m)	
10	$3 \times 2^{14}$ /fc	(3.07 m)	$3 \times 2^{15}$ /fc	(6.14 m)	
11	2 <sup>14</sup> /fc	(1.02 m)	2 <sup>15</sup> /fc	(2.05 m)	

Table	1.4.1	Warm-up	Time	Example
Tubic	1	wann ap	THILD	слатріс

Note: The warm-up time is obtained by dividing the basic clock by the divider: therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered an approximate value.



STOP mode can also be released by setting the  $\overline{\text{RESET}}$  pin low, which immediately performs the normal reset operation.

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- 1. Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- 2. The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- 3. The program counter holds the address of the instruction following the instruction which started IDLE mode.




Figure 1.4.12 IDLE Mode

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE to NORMAL.


a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 ( $\overline{\text{INT0}}$  pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g., [SET (SYSCR2).4]). Normally, IL (Interrupt latch) of interrupt source to release IDLE mode must be cleared by load instructions.

b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 ( $\overline{\text{INT0}}$  pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

Note: When a watchdog timer interrupt is generated immediately before the IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



IDLE mode can also be released by setting the  $\overline{\text{RESET}}$  pin low, which immediately performs the reset operation. After reset, the TMP88CS38B/CM38B/CP38B is placed in NORMAL mode.

## 1.5 Interrupt Controller

The TMP88CS38B/CM38B/CP38B has a total of 17 interrupt sources; 6 externals and 11 internals. Multiple interrupts with priorities are also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.


Interrupt Source		Enable Condition	Interrupt Latch	Vector Table Address	Priority	
Internal/ External	(Reset)		Non maskable	_	FFFFCH	High 0
Internal	INTSW	(Software interrupt)	Desude non meskehle	_	FFFF8H	1
Internal	INTWDT	(Watchdog timer interrupt)	Pseudo non maskable	IL <sub>2</sub>	FFFF4H	2
External	INT0	(External interrupt 0)	$IMF \cdot EF_3 = 1$ , $INT0EN = 1$	IL <sub>3</sub>	FFFF0H	3
Internal	INTTC1	(16-bit TC1 interrupt)	$IMF \cdot EF_4 = 1$	IL <sub>4</sub>	FFFECH	4
External	INTKWU	(Key-on wakeup)	$IMF \cdot EF_5 = 1$	IL <sub>5</sub>	FFFE8H	5
Internal	INTTBT	(Time base timer interrupt)	$IMF \cdot EF_6 = 1$	IL <sub>6</sub>	FFFE4H	6
External	INT2	(External interrupt 2)	$IMF \cdot EF_7 = 1$	IL <sub>7</sub>	FFFE0H	7
Internal	INTTC3	(8-bit TC3 interrupt)	$IMF \cdot EF_8 = 1$	IL <sub>8</sub>	FFFDCH	8
Internal	INTTSBI	(SBI interrupt)	$IMF \cdot EF_9 = 1$	IL <sub>9</sub>	FFFD8H	9
Internal	INTTC4	(8-bit TC4 interrupt)	$IMF \cdot EF_{10} = 1$	IL <sub>10</sub>	FFFD4H	10
External	INT3	(External interrupt 3)	IMF •EF <sub>11</sub> = 1	IL <sub>11</sub>	FFFD0H	11
External	INT4	(External interrupt 4)	$IMF \cdot EF_{12} = 1$	IL <sub>12</sub>	FFFCCH	12
Internal	INTADC	(AD converter interrupt)	$IMF \cdot EF_{13} = 1$	IL <sub>13</sub>	FFFC8H	13
Internal	INTTC2	(16-bit TC2 interrupt)	$IMF \cdot EF_{14} = 1$	IL <sub>14</sub>	FFFC4H	14
External	INT5	(External interrupt 5)	$IMF \cdot EF_{15} = 1$	IL <sub>15</sub>	FFFC0H	15
Internal	INTOSD	(OSD interrupt)	$IMF \cdot EF_{16} = 1$	IL <sub>16</sub>	FFFBCH	16
Internal	INTSLI	(Slicer interrupt)	IMF • EF <sub>17</sub> = 1	IL <sub>17</sub>	FFFB8H	17
		Reserved	IMF • EF <sub>18</sub> = 1	IL <sub>18</sub>	FFFB4H	18
		Reserved	IMF • EF <sub>19</sub> = 1	IL <sub>19</sub>	FFFB0H	19
		Reserved	$IMF \cdot EF_{20} = 1$	IL <sub>20</sub>	FFFACH	20
		Reserved	$IMF \cdot EF_{21} = 1$	IL <sub>21</sub>	FFFA8H	21
		Reserved	$IMF \cdot EF_{22} = 1$	IL <sub>22</sub>	FFFA4H	22
		Reserved	$IMF \cdot EF_{23} = 1$	IL <sub>23</sub>	FFFA0H	23
		Reserved	$IMF \cdot EF_{24} = 1$	IL <sub>24</sub>	FFF9CH	24
		Reserved	$IMF \cdot EF_{25} = 1$	IL <sub>25</sub>	FFF98H	25
		Reserved	$IMF \cdot EF_{26} = 1$	IL <sub>26</sub>	FFF94H	26
		Reserved	IMF • EF <sub>27</sub> = 1	IL <sub>27</sub>	FFF90H	27
		Reserved	$IMF \cdot EF_{28} = 1$	IL <sub>28</sub>	FFF8CH	28
		Reserved	$IMF \cdot EF_{29} = 1$	IL <sub>29</sub>	FFF88H	29
		Reserved	$IMF \cdot EF_{30} = 1$	IL <sub>30</sub>	FFF84H	30
		Reserved	$IMF \cdot EF_{31} = 1$	IL <sub>31</sub>	FFF80H	Low 31

Table 1.5.1	Interrupt Sources
-------------	-------------------

Note: Before you change each enable flag (EF) and/or each interrupt latch (IL), be sure to clear the interrupt master enable flag (IMF) to "0" (to disable interrupts).

- a. After a DI instruction is executed.
- b. When an interrupt is accepted, IMF is automatically cleared to "0".
  - However to enable nested interrupts, change EF and/or IL before setting IMF to "1" (to enable interrupts).

If the individual enable flags (EF) and interrupt latches (IL) are set under conditions other than the above, the proper operation cannot be guaranteed.



Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1.5.1 shows the interrupt controller.

(1) Interrupt latches (IL<sub>31</sub> to IL<sub>2</sub>)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

The interrupt latches are assigned to addresses 0003CH, 0003DH, 0002EH and 0002FH in the SFR. Except for IL2, each latch can be cleared to "0" individually by an instruction ; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used. When interrupt occurred during order execution, the reason is because interrupt request is cleared. Thus, interrupt requests can be canceled and initialized by the program. Note that request the interrupt latches cannot be set to "1" by an instruction. For example, it may be that each latch is cleared even if an interrupt request is generated during instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt request by software is possible.

Example 1: Cl	ears interrupt latches						
DI		;	Disable interrupt				
LDW	(ILL), 1110100000111111B	;	IL_{12}, IL_{10} to IL_6 \leftarrow 0				
Example 2: Re	eads interrupt latches						
LD	WA, (ILL)	;	$W \leftarrow ILH, A \leftarrow ILL$				
Example 3: Tests an interrupt latch							
TEST	(ILL). 7	;	if IL <sub>7</sub> = 1 then jump				
JR	F, SSET						

#### (2) Interrupt enable register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the pseudo non-maskable interrupts (Software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupt cannot be nested more than once at the same time.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are assigned to addresses 0003AH, 0003BH, 0002CH and 0002DH in the SFR, and can be read and written by an instruction (including read-modify-write instruction such as bit manipulation instructions).

Note: Do not use the read-modify-write instruction for the EIRL (Address 0003AH) during pseudo non-maskable interrupt service task. If the read-modify-write instruction is used, the IMF is not set to "1" after RETN.

1. Interrupt master enable flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts.

When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of other maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit0 at address 0003A<sub>H</sub> in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

2. Individual interrupt enable flags (EF17 to EF3)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1: Sets EF for individual interrupt enable, and sets IMF to "1".

DI		;	Disable interrupt
LD	(EIRE), 0000001B	;	EF <sub>16</sub> ← 1
LDW	(EIRL), 1110100010100001B		$EF_{15}$ to $EF_{13}$ , $EF_{11}$ , $EF_7$ , $EF_5$ , $IMF \leftarrow 1$

Example 2: Sets an individual interrupt enable flag to "1".

```
SET (EIRH). 4 ; EF_{12} \leftarrow 1
```

Interrupt Late	Interrupt Latches (IL)						
IL (0002E, 0002FH)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
IL (0003C, 0003DH)	(Initial value: 0000000 0000000) $ \begin{array}{c c c c c c c c c c c c c c c c c c c $						
Interrupt Ena	able Registers (EIR)						
EIR (0002C, 0002DH)	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         EF31       EF30       EF29       EF28       EF27       EF26       EF25       EF24       EF23       EF22       EF21       EF19       EF18       EF17       EF16         EIRD (0002DH)       EIRE (0002CH)       (Initial value: 00000000 00000000)       000000000000000000000000000000000000						
EIR (0003A, 0003BH)	EF15       EF12       EF12       EF11       EF10       EF2       EF6       EF5       EF4       EF3       IMF         EIRH (0003BH)       EIRL (0003AH)       (Initial value: 0000000 0000000**0)						
	Note 1: Do not clear IL with read-modify-write instructions such as bit operations.						
	Note 2: Do not set IMF to "1" during non-maskable interrupt service program.						
	Note 3: Bits 1 and 0 in IL <sub>L</sub> are read in as undefined data when a read instruction is executed.						
	Note 4: *: Don't care Note 5: Do not clear IL <sub>2</sub> to "0" by an instruction.						
	Note 5: Bo hot clear $H_2$ to 0 by an instruction. Note 6: At TMP88CS38/CM38A/CP38A, IL <sub>18</sub> to IL <sub>31</sub> and EF <sub>18</sub> to EF <sub>31</sub> are not used.						
	Note 7: After IMF is cleared, modify EF and IL.						

Figure 1.5.2 Interrupt Latches (IL) and Interrupt Enable Registers (EIR)

#### 1.5.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 12 machine cycles (3  $\mu$ s at fc = 16 MHz in the NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts). Figure 1.5.3 shows the timing chart of interrupt acceptance processing.


(1) Interrupt acceptance

Interrupt acceptance processing is as follows.

- 1. The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- 2. The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (PC) and the program status word (PSW) are saved (Pushed) on the stack in sequence of PSW<sub>H</sub>, PSW<sub>L</sub>, PC<sub>E</sub>, PC<sub>H</sub>, PC<sub>L</sub>. The stack pointer (SP) is decremented five times.
- 4. The entry address of the interrupt service program is read from the vector table, and set to the program counter.

- 5. The RBS control code is read from the vector table. The lower 4 bits of this code is added to the RBS.
- 6. The instruction stored at the entry address of the interrupt service program is executed.

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is occurred.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Note: Do not use the read-modify-write instruction for the EIRL (Address 0003AH) during pseudo non-maskable interrupt service task.




Figure 1.5.3 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

(2) Saving/restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW) are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers.

1. General-purpose register save/restore by automatic register bank changeover


The general-purpose registers can be saved at high speed by switching to a register bank that is not in use. Normally, the bank0 is used for the main task and the banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.


The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.


er bank cha	ngeover		
Interrup	t processing		
RETI			
1			
DP	PINTxx		
DB	1	;	$RBS \leftarrow RBS + 1$
	Interrup RETI : DP	E DP PINTxx	RETI : DP PINTxx

2. General-purpose register save/restore by register bank changeover

The general-purpose registers can be saved at high speed by switching to a register bank that is not in use. Normally, the bank0 is used for the main tank and the banks 1 to 15 are assigned to interrupt service tasks.








3. General-purpose registers save/restore using push and pop instructions

To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using the push/pop instructions.



4. General-purpose registers save/restore using data transfer instructions

Data transfer instruction can be used to save only a specific general-purpose register during processing of single interrupt.

Example: Saving/	restoring	a register usin	g data tr	ansfer	instructions
DINIT	10	(004)(4)	•		

PINTxx:	LD	(GSAVA), A	;	Save A register
	Interrup			
	LD	A, (GSAVA)	;	Restore A register
	RETI		;	Return

#### (3) Interrupt return

The interrupt return instructions [RETI]/[RETN] perform the following operations.

[RETI] Maskable Interrupt Return	[RETN] Non-maskable Interrupt Return
<ol> <li>The contents of the program counter and the program status word are restored from the stack.</li> </ol>	<ol> <li>The contents of the program counter and program status word are restored from the stack.</li> </ol>
2. The stack pointer is incremented 5 times.	2. The stack pointer is incremented 5 times.
<ol> <li>The interrupt master enable flag is set to "1".</li> </ol>	3. The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.
<ol> <li>The interrupt nesting counter is decremented, and the interrupt nesting flag is changed.</li> </ol>	<ol> <li>The interrupt nesting counter is decremented, and the interrupt nesting flag is changed.</li> </ol>

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

#### 1.5.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction.

Use the [SWI] instruction only for detection of the address error or for debugging.

1. Address error detection

 $FF_H$  is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code  $FF_H$  is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing  $FF_H$  to unused areas of the program memory. Address-trap reset is generated in case that an instruction is fetched from RAM, SFR or DBR areas.

2. Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

#### 1.5.3 External Interrupts

The TMP88CS38B/CM38B/CP38B each have five external interrupt inputs ( $\overline{INT0}$ , INT2, INT3, INT4 and  $\overline{INT5}$ ). Three of these are equipped with digital noise rejection circuits (Pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT2, INT3 and INT4.

The INTO /P50 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise rejection control except INT3 pin input and  $\overline{\text{INT0}}$ /P50 pin function selection are performed by the external interrupt control register (EINTCR). Edge selecting and noise rejection control for INT3 pin input are preformed by the remote control signal preprocessor control registers. (Refer to the section of the remote control signal preprocessor.) When INT0EN = 0, the IL3 will not be set even if the falling edge of  $\overline{\text{INT0}}$  pin input is detected.

Source	Pin	Secondary Function Pin	Enable Conditions	Edge	Digital Noise Rejection
INTO	ĪNTO	P50/TC2/ PWM8	IMF = 1, INT0EN = 1, EF <sub>3</sub> = 1	Falling edge	Any pulse shorter than 2/fc [s] is regarded as noise and removed. Pulses not shorter than 7/fc [s] are definitely regarded as signals.
INT2	INT2	P53/TC1/ SCK1 / AIN0/ KWU0	IMF·EF <sub>7</sub> = 1	Falling edge or rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses equal to or more than 25/fc [s] are regarded as signals.
INT3	INT3	P30/RXIN	IMF·EF <sub>11</sub> = 1	Falling edge, rising edge or falling/rising edge	Refer to the section of the remote control preprocessor
INT4	INT4	P31/TC3	IMF·EF <sub>12</sub> = 1	Falling edge or rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals.
INT5	ĪNT5	P20/ STOP	IMF•EF <sub>15</sub> = 1	Falling edge	Any pulse shorter than 2/fc [s] is regarded as noise and removed. Pulses not shorter than 7/fc [s] are definitely regarded as signals.

Table 1.5.2 External Interrupts

Note 1: The noise rejection function is also affected for timer counter input 1 (TC1 pin).

- Note 2: If a noiseless signal is input to the external interrupt pin in the NORMAL or IDLE mode, the maximum time from the edge of input signal until the IL is set is as follows:
  - (1) INT2, INT4 pin 31/fc [s]

(2) INT3 pin Refer to the section of the remote control preprocessor.

- Note 3: If a dual-function pin is used as an output port, changing data or switching between input and output generates a pseudo interrupt request signal. To ignore this signal, it is necessary to reset the interrupt enable flag.
- Note 4: If INT0EN = "0", detecting the falling edge of the  $\overline{INT0}$  pin input does not set the interrupt latch IL3.

EINTCR 7	6 5 4 3	3 2 1 0			
(00037H) "0"	INT0 – INT4 EN – ES	INT2 "0" – (Initial value: 00*0 *00*)			
INTOEN	P50/INT0 pin configuration	0: P50 input/output port 1: INT0 pin (Port P50 should be set to an input mode)	Write		
INT4ES INT2ES	INTA and INT2 adda salact	0: Rising edge 1: Falling edge	only		
Note 1:	fc: High-frequency clock [Hz], *: [	Don't care			
Note 2:	Edge detection during switching e	edge selection is invalid.			
Note 3:	Do not change EINTCR only whe	n IMF = 1. After changing EINTCR, interrupt latches of external inter	ərrupt		
	inputs must be cleared to "0" usin	g load instruction.			
Note 4:	In order to change of external ir	nterrupt input by rewriting the contents of INT2ES and INT4ES of	during		
	NORMAL mode, clear interrupt la	tches of external interrupt inputs (INT2 and INT4) after 8 machine of	cycles		
	from the time of rewriting.				
Note 5:	In order to change an edge of timer counter input by rewriting the contents of INT2ES during NORMAL mode, rewrite the contents after timer counter is stopped (TC*s = 0), that is, terrupt disable state. Then, clear a interrupt latch of external interrupt input (INT2) after 8 machine cycles from the time of				
	rewriting to change to interrupt en	able state. Finally, start timer counter.			
Example:	LD (TC1CR) , 01 DI LD (EINTCR) , 00 A-machine to cycles NOP	; IMF $\leftarrow$ 0 (Disables interrupt service) 0000100B ; INT2ES $\leftarrow$ 1 (Change edge selection)			
	LD (ILL) , 011111 EI	11B ; IL7 $\leftarrow$ 0 (Clears interrupt latch) ; IMF $\leftarrow$ 1 (Enable interrupt service)			
	LD (TC1CR) , 01				

Figure 1.5.5 External Interrupt Control Register

### 1.6 Reset Circuit

The TMP88CS38B/CM38B/CP38B has four types of reset generation procedures: An external reset input, an address trap reset output, a watchdog timer reset output and a system clock reset output. Table 1.6.1 shows on chip hardware initialization by reset action.

The malfunction reset output circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. The  $\overline{\text{RESET}}$  pin can output level "L" at the maximum 24/fc [s] (1.5 µs at 16 MHz) when power is turned on.

On-chip Hardware	Э	Initial Value	On-chip Hardware	Initial Value	
Program counter (PC)		(FFFFEH to FFFFCH)			
Stack pointer (SP)		Not initialized	Prescaler and divider of timing	0	
General-purpose registers (W, A, B, C, D, E, H, L)		Not initialized	generator		
Register bank selector	(RBS)	0	Watchdog timer	Enable	
Jump status flag	(JF)	1 Watchdog timer		Enable	
Zero flag	(ZF)	Not initialized		Refer to I/O port circuitry	
Carry flag	(CF)	Not initialized			
Half carry flag	(HF)	Not initialized	Output latches of I/O ports		
Sign flag	(SF)	Not initialized			
Overflow flag (VF)		Not initialized			
Interrupt master enable flag	(IMF)	0			
Interrupt individual enable flag	gs	0		Refer to each of	
(EF)			Control registers	control register	
Interrupt latches	(IL)	0			
-		-	RAM	Not initialized	

Toble 1 6 1	Initializina	Internal	Statua h	y Reset Action	
	muanzing	internar .	Status D	y Nesel Auton	

#### 1.6.1 External Reset Input

The  $\overline{\text{RESET}}$  pin contains a Schmitt trigger (Hysteresis) with an internal pull-up resistor. When the  $\overline{\text{RESET}}$  pin is held at "L" level for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the  $\overline{\text{RESET}}$  pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFFCH to FFFFEH.




Figure 1.6.1 Reset Circuit

#### 1.6.2 Address-trap-reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM, DBR or the SFR area, address-trap-reset will be generated. Then, the  $\overline{\text{RESET}}$  pin output will go low. The reset time is about 8/fc to 24/fc [s] (0.5 to 1.5 µs at 16 MHz).




Figure 1.6.2 Address-trap-reset

#### 1.6.3 Watchdog Timer Reset

Refer to section 2.4 "Watchdog Timer".

#### 1.6.4 System-clock-reset

Clearing bits 7 in SYSCR2 to "0", system clock stops and causes the microcomputer to deadlock. This can be prevented by automatically generating a reset signal whenever bits 7, 6 and 5 in SYSCR2 = 000 is detected to continue the oscillation. The  $\overrightarrow{\text{RESET}}$  pin output goes low from high-impedance. The reset time is about 8/fc to 24/fc [s] (0.5 to 1.5 µs at 16 MHz).

#### 1.7 ROM Corrective Function


The ROM corrective function can patch the part (s) of on-chip ROM with some bugs.

The ROM corrective function have two modes. One is to replaced the instruction on a certain address in the ROM with the jump instruction to branch into the RAM area where the patched codes (Program jump mode). The other is to replace a byte or a word (2 or 3 bytes) length data in the ROM with the patched data (Data replacement mode). Four independent location can be patched.

- Note 1: When use ROM corrective circuit, it is necessary to contain a program which operates to load patched program and/or replacement data from external memory into an internal data RAM in an initial routine.
- Note 2: The address of a instruction for IDLE mode can not be specificated as start address of corrective area.
- Note 3: The BM88CS38N0A does not support the ROM corrective circuit. Use the TMP88PS38B to debug a program of this circuit. In this case, note the following.

In program jump mode, jump target addresses that can be specified with the TMP88CM38B/CP38B (002C0H to 006BFH) are different from those that can be specified with the TMP88PS38B (002C0H to 008BFH). Therefore, if a jump target address is within a range of 006C0H to 008BFH, it is necessary to change this addresse and also addresses for loading a patch program.





## 1.7.1 Configuration




Figure 1.7.1 ROM Corrective Circuit

#### 1.7.2 Control

The ROM corrective function is controlled by ROM corrective control register (ROMCCR) and ROM corrective data register (ROMCDR).

ROM Correctiv	e Control R	egister								
ROMCCR	7	6	5	4	3	2	1	0		
ROMCCR (00FE0H)		- ]	- 1		CM3	CM2	CM1	CM0	(Initial value: **** 0000)	
	CM3	Correct (BANK	tive mode (3)	e setting						
	CM2	Correct (BANK	tive mode	e setting		0: Progu	am jump r	mode		R/W
	CM1	Correc (BANK	tive mode	e setting		1: Data r	eplacemer	nt mode		R/VV
	CM0	Correc (BANK	tive mode (0)	e setting						
ROM Correctiv	e Status Re	gister								
ROMCSR	7	6	5	4	3	2	1	0		
(00FE1H)		- ]	- 1		1	WDC			(Initial value: ***0 0000)	
	WDC	Write	data coun	ter	(	Counting th	e number	of the byte	e written in ROMCDR	Read only
ROM Correctiv	e Data Reg	ister								
ROMCDR	7	6	5	4	3	2	1	0		
(00FE2H)									(Initial value: 0000 0000)	
	ROMC	ROM	Corrective	e data re	aister					Write
					5					only

Figure 1.7.2 ROM Corrective Control Register, Status Register and ROM Corrective Data Register

(1) Enable and disable

The ROM corrective function is disabled after releasing reset. It is enabled after setting the data for one bank into ROMCDR. And the address-trap-reset is not generated when fetching an instruction from the RAM area except the address 02C0H to 08BFH.

After the ROM corrective function is enabled, it is necessary to reset the microcontroller in order to disable it.

(2) Data replacement mode

The ROM corrective function has the program jump mode and the data replacement mode.

By setting CMx (x: 0 to 3) in ROMCCR, the data replacement mode is selected.

(3) The ROM corrective data register writing

The ROM corrective data register has four banks corresponding to four independent locations to patch. The write data counter (WDC) points each bank set. (Figure 1.7.2)

ROMCDR (00FE2H)		(Initial value: 0000 0000)
,		of WDC after writing a data to ROMCD
		00000 (Initial value)
↑	The lower start address of the corrective area (8 bits)	00001
	The middle start address of the corrective area (8 bits)	00010
l BANK0	The upper start address of the corrective area (4 bits)	00011
	The lower 8 bits of the jump address/replacement data	00100
	The middle 8 bits of the jump address/replacement data	00101
Ļ	The upper 4 bits of the jump address/replacement data	00110
·	The lower start address of the corrective area (8 bits)	00111
	The middle start address of the corrective area (8 bits)	01000
I BANK1	The upper start address of the corrective area (4 bits)	01001
	The lower 8 bits of the jump address/replacement data	01010
	The middle 8 bits of the jump address/replacement data	01011
↓	The upper 4 bits of the jump address/replacement data	01100
↑	The lower start address of the corrective area (8 bits)	01101
	The middle start address of the corrective area (8 bits)	01110
BANK2	The upper start address of the corrective area (4 bits)	01111
	The lower 8 bits of the jump address/replacement data	10000
	The middle 8 bits of the jump address/replacement data	10001
¥	The upper 4 bits of the jump address/replacement data	10010
<b>↑</b>	The lower start address of the corrective area (8 bits)	10011
	The middle start address of the corrective area (8 bits)	10100
I BANK3	The upper start address of the corrective area (4 bits)	10101
	The lower 8 bits of the jump address/replacement data	10110
	The middle 8 bits of the jump address/replacement data	10111
	The upper 4 bits of the jump address/replacement data	00000
	Note 1: WDC value equals to the number of the byte stored in ROMCDR.	
	Note 2: ROMCDR is set in order of the lower (8 bits), the middle (8 bits) and	the upper (4 bits) start address of the
	corrective area, the lower (8 bits), the middle (8 bits) and the up	

Figure 1.7.3 Banks and WDC Value of the Program Corrective Data Register

Whenever ROMCDR is written, WDC is incremented to indicate what data is writen via ROMCDR. During reset, WDC is initialized to "0".

- (1) The lower start address of the corrective area (8 bits)
- (2) The middle start address of the corrective area (8 bits)
- (3) The upper start address of the corrective area (4 bits)
- (4) The lower jump address/replacement data (8 bits)
- (5) The middle jump address/replacement data (8 bits)
- (6) The upper jump address (4 bits)/replacement data
- Note 1: Corrective addresses must have over five addresses each other.
- Note 2: The address of a instruction for IDLE mode can not be specificated as start address of corrective area.

#### 1.7.3 Functions

The ROM corrective function can correct maximum four ROM areas with their corresponding four banks of ROM corrective registers. Either program jump mode or data replacement mode is selected for each bank by CM0 to CM3 respectively.

(1) Program jump mode

In the program jump mode, the system executes a jump instruction when the program execution reaches the instruction at the corrective ROM address, skips from the instruction which would have been executed, and executes an instruction at a preset jump address.

Clearing ROMCCR CMx (x: 0 to 3) to "0" puts the system in the program jump mode. Use ROMCDR to set the corrective ROM address and jump address.

When the start address of an erroneous program is a corrective ROM address, and that of the patch program is a jump address, the bug in the erroneous program can be fixed. Note that the patch program should end with a jump instruction, which causes a return to the built-in ROM.

Note: For program jump mode, the address to be corrected must be the start address of the instruction.


Example 1: Setting the program correction circuit with the initial routine

Using the initial routine program, which is executed right after reset, set the program correction circuit's register and stores the patch program into the built-in RAM as follows.

- 1. Read the flag, which indicates whether to use the program correction circuit, from the external memory.
- 2. If that circuit is not used, perform normal initial processing.
- 3. If it is used, clear CMx to 0 to establish the program jump mode.
- 4. Read the corrective ROM address and jump address from the external memory.
- 5. Set the corrective ROM address and jump address, which were read in step "4.", in ROMCDR.
- 6. Read the number of bytes for the patch program from the external memory.
- 7. Read the program with a number of bytes, equal to the byte count read in step "6.", from the external memory, and store that program into the built-in RAM.
- 8. Repeat steps "4." through "7." as many times as there are required banks.

Example 2: There is bugs on the locations from 0C020H to 0C085H

The corrective address, the jump vector, the program patch codes and other information to patch the ROM with the bugs must be read out from any of memory storage that holds them during initial program routine. CMn = 0 specifies the program jump mode. Subsequently, the patch program codes are loaded into RAM (00600H to 006EFH). The start address (0C020H) of the ROM necessary to patch is written to the corrective ROM address registers, and the start address (00600H) of the RAM area to patch is loaded onto the jump address registers. When the instruction at 0C020H is fetched, the instruction to jump into 00600H is unconditionally executed instead of the instruction at 0C020H, and the subsequent patch program codes are executed. The jump instruction at the end of the patch program codes returns to the ROM at 0C086H.



Note: Corrective address must be assigned to 1st byte of instruction codes on the program jump mode.

#### (2) Data replacement mode

In the data replacement mode, the system replaces reference data stored in the ROM area with the new instead of correcting the data reference instruction when that reference data is changed.

The program jump mode reduces the complexity of correcting the processing routine. However, when this mode is used, if there is a need to replace only the fixed data in ROM, the instruction to reference this ROM data should be corrected. Thus, a large amount of ROM is required for the patch program. To avoid this, the system has the data replacement mode. With this mode, three consecutive bytes of data can be replaced for each bank. (For an instruction which accesses only one byte, only the first byte can be replaced. For an instruction which accesses only two bytes, the two consecutive bytes can be replaced.) Setting ROMCCR CMx (x: 0 to 3) to "1" puts the system in the data replacement mode. Specify the start address of ROM data to be replaced as the corrective ROM address. Then, specify the new three-byte data as the patch data.

Note: For data replacement mode, the corrective address should be the address of fixed data (including a vector). (The operation code and operand cannot be changed.)


Example 1: Setting the program correction circuit with the initial routine

Using the initial routine program, which is executed right after reset, set the program correction circuit's register as follows.

- 1. Read the flag, which indicates whether to use the program correction circuit, from the external memory.
- 2. If that circuit is not used, perform normal initial processing.
- 3. If it is used, set CMx to "1" to establish the data replacement mode.
- 4. Read the address of the data to be replaced and the patch data from the external memory.
- 5. Set the address and patch data, which were read in step "4.", in ROMCDR.
- 6. Repeat steps "4." and "5." as many times as there are required banks.

Example 2: Replacing data 55H at 0C020H with 33H

Using the initial routine program, which is executed right after reset, read the start address of the data to be replaced and the patch data from the external memory. Set CMx (x: 0 to 3) to "1" to change the correction mode to the data replacement mode. Specify the start address (0C020H) of the data to be replaced as the corrective ROM address. Then, specify the new three-byte data (33H for 0C020H, CCH for 0C021H, and C3H for 0C022H) as the patch data.



- 1. At HL = 0C020H, Executing LD A, (HL) loads 33H in A. (Data replacement)
- 2. At HL = 0C021H, Executing LD A, (HL) loads AAH in A. (No data replacement)
- 3. At HL = 0C020H, Executing LD WA, (HL) loads CC33H in WA. (Data replacement)
- 4. At HL = 0C020H, Executing LD IX, (HL) loads CCC33H in IX. (Data replacement)
- Note 1: Corrective address must be assigned to constant data area on the data replacement mode. (Ope-code and ope-rand can't be replaced by ROM correction circuit.)
- Note 2: Instructions which includes "(HL+)" or "(-HL) " operation can't be replaced by ROM corrective circuit on the data replacement mode.

## 2. On-chip Peripheral Functions

### 2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870/X series uses the memory mapped I/O system and all peripheral control and data transfers are performed through the special function registers (SFRs) and data buffer registers (DBR).

The SFR are mapped to addresses 00000H to 0003FH, and DBR are mapped to address 00F80H to 00FFFH.

Figure 2.1.1 shows the list of the TMP88CS38B/CM38B/CP38B SFRs and DBRs.

Read	Write	Address	Read	Write				
Re	eserved	00020H	SBISRA (SBI statusA)	<b>.</b> `				
Re	eserved	00021	SBIDBR (S	SBI data buffer)				
P	2 port	00022		I <sup>2</sup> CAR (I <sup>2</sup> C bus address)				
P:	3 port	00023	SBISRB (SBI statusB)	SBICRB (SBI control register B)				
P	4 port	00024		ORDMAL (OSD control)				
P	5 port	00025		ORDMAH (OSD control)				
P	6 port	00026	RCSR (TC3 status)	RCCR (TC3 control)				
P	7 port	00027	PMPXCR	(Port control)				
-	P5CR1 (P5 port I/O control1)	00028		PWMCR1A (PWM control 1A)				
-	P7CR (P7 port I/O control)	00029		PWMCR1B (PWM control 1B)				
Re	eserved	0002A	-	PWMDBR1 (PWMDBR1)				
Re	eserved	0002B	-	P3CR1 (P3 I/O control)				
-	P4CR (P4 port I/O control)	0002C	EIRE	-(Interrupt enable register)				
-	P6CR (P6 port I/O control)	0002D	EIRD	-(interrupt enable register) = = = -				
ADCCRA (AD	converter control A)	0002E	ILE	(Interrupt latch)				
ADCCRB (AD	converter control B)	0002F	IL <sub>D</sub>					
TC1DRAL	Timor register (A)	00030	CGCR (D	ivider control)				
TC1DRAH		00031	ADCDR1 (AD	conversion result)				
C1DRBL (Timor register 1P)	-	00032	ADCDR2 (AD	conversion result)				
	-	00033	Re	served				
TC1CR	(TC1 control)	00034	-	WDTCR1 (Watchdog timer)				
-	TC2CR (TC2 control)	00035	-	WDTCR2 \ control /				
-	TC2DRL (Timor registor 2)	00036	TBTCR (T	BT/TG control)				
-	TC2DRH	00037	-	EINTCR (External interrupt control)				
TC3DRA (T	ïmer register 3A)	00038	SYSCR1	(Svstem control)				
C3DRB (Timer register 3B)	-	00039	SYSCR2					
-	TC3CR (TC3 control)	0003A	EIRL	(Indenning and an alala an aladan)				
-	TC4DR (Timer register 4)	0003B	EIRH	-(Interrupt enable register)				
-	TC4CR (TC4 control)	0003C	LL	(Interrupt latch)				
ORDSN	(OSD control)	0003D	Ľн					
ORCRAL	(OSD control)	0003E	PSWL	-(Program status word)				
ORCRA	(OSD control)	0003F	PSWH	-(Flogram status word) - = = = = =				
	P P P P P P P P P P P P P P P P P P P	-       P7CR (P7 port I/O control)         Reserved         -       P4CR (P4 port I/O control)         -       P4CR (P4 port I/O control)         ADCCRA (AD converter control A)         ADCCRB (AD converter control B)         TC1DRAL         TC1DRAH         C1DRBL         (Timer register 1B)         -         TC1CR (TC1 control)         -         TC1CR (TC1 control)         -         TC1CR (TC1 control)         -         TC2DRH         TC3DRA (Timer register 3A)         C3DRB (Timer register 3B)         -         -         TC3CR (TC3 control)         -         -         -         -         -         TC3DRA (Timer register 4)	P2 port         00022           P3 port         00023           P4 port         00024           P5 port         00026           P7 port         00027           -         PSCR1 (P5 port I/O control)         00028           P7 port         00028         P7 (P7 port I/O control)         00029           Reserved         00024         00028         00028           -         P7CR (P7 port I/O control)         00029           Reserved         00028         00028           -         P4CR (P4 port I/O control)         0002C           ADCCRA (AD converter control A)         00025           TC1DRAL	P2 port         00022            P3 port         00023         SBISRB (SBI statusB)           P4 port         00024         -           P5 port         00025         -           P6 port         00027         PMPXCR           -         P5CR1 (P5 port I/O control1)         00028         -           -         P7CR (P7 port I/O control1)         00028         -           -         P7CR (P7 port I/O control)         00020         -           Reserved         00020         -         -           P4CR (P4 port I/O control)         00020         EIRE           -         P4CR (P4 port I/O control)         0002C         EIRE           ADCCRA (AD converter control A)         0002F         ILE           ADCCRB (AD converter control B)         0002F         ILD           TC1DRAL         -(Timer register 1A)         00030         CGCR (D           C1DRBL         -         00033         Re           TC2DRL         -         TC2DRL         -         00036           -         TC2CR (TC2 control)         00036         -         -           -         TC2DRL         -         00037         -         -				

Figure 2.1.1 (a) SFR

Address	Read Write
00F80H	ORDON (OSD control)
81	<ul> <li>OSD control register</li> </ul>
2	- OSD control register
A1	Reserved
A2	<ul> <li>OSD control register</li> </ul>
	- OSD control register
B9	ORIRC (OSD display counter) ORIRC (OSD interrupt control)
BA	OSD control register
	OSD control register
CO	Reserved
	Reserved
D0	IDLEINV (Key-on wakeup status) IDLECR (Key-on wakeup control)
D1	Reserved
	Reserved
D8	SINTCR (Data slicer interrupt control)
D9	– DACLCR (Sync. tip slice level setting)
Da	SLVLCR (Slice level control)
DB	SIFDR1 (Caption data 1st byte)
DC	SIFDR2 (Caption data 2nd byte)
DD	SIFSR (Data slicer status)
DE	
DF	SIFS1R (Data slicer status2) SIFSMS1 (Data slicer mode setting)
EO	ROMCCR (ROM corrective control)
E1	ROMCSR (ROM corrective status) –
E2	- ROMCDR (ROM corrective data)
E3	Reserved
E4	JECR (Jitter elimination control)
E5	JESR (Jitter elimination status) –
E6	<ul> <li>TVSCR (Test video signal output)</li> </ul>
E7	Reserved
E8	RXCR1 (Remote control recieve control 2)
E9	RXCR2 (Remote control recieve control 1)
EA	RXCTR (Remote control receive counter) –
EB	RXDBR (Remote control receive data buffer) –
EC	RXSR (Remote control status) –
ED	Reserved
EE	FC8CR (FC8 control)
EF	Reserved
F0	Reserved
F1	SCCRB (Serial clock source control) SCSR (Serial clock source status)
F2	Reserved
F3	Reserved
F3 F4	Reserved
F4 F5	– PWMCR2A (PWM control 2A)
	– PWMCK2A (PWM control 2A) – PWMCR2B (PWM control 2B)
F6	
F7	PWMDBR2 (PWM data buffer)
F8 6	
	Reserved
FE	– PSELCR (P3, P5 control 2)
FF	Reserved
	(b) Data buffer registers
Note 1: Do not acc	cess reserved areas by the program.
	be accessed.
Note 3: Write-only	registers cannot use the read-modify-write instructions (Bit manipulation instructions such as
SET. CLR	, etc. and logical operation instructions such as AND, OR, etc.).
	· · · · · · · · · · · · · · · · · · ·

Figure 2.1.2 (b) DBR

## 2.2 I/O Ports

The TMP88CS38B/CM38B/CP38B has 6 parallel input/output ports (33 pins) as follows:

	Primary Function	Secondary Functions
Port P2	1-bit I/O port	External interrupt input, and STOP mode release signal input
Port P3	6-bit I/O port	External interrupt input, remote control signal input, data slicer analog input, timer/counter input, serial bus interface input/output and data slicer input
Port P4	8-bit I/O port	Pulse width modulation output
Port P5	8-bit I/O port	Pulse width modulation output external interrupt input, timer/counter input, key-on wakeup input, serial bus interface input/output, analog input and I output from OSD circuitry.
Port P6	8-bit I/O port	R, G, B and Y/BL output from OSD circuitry, R.G.B and Y/BL input, analog input, test video signal output and key-on wakeup input
Port P7	2-bit I/O port	Horizontal synchronous pulse input and vertical synchronous pulse input to OSD circuitry

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2.2.1 shows input/output timing examples. External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program. Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2.2.1 Input/Output Timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
  - 1. XCH r, (src)
  - 2. SET/CLR/CPL (src).b
  - 3. SET/CLR/CPL (pp).g
  - 4. LD (src).b, CF
  - 5. LD (pp).b, CF
  - 6. ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
  - 7. (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- (2) Instructions that read the pin input data
  - 1. Instructions other than the above (1)
  - 2. (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

#### 2.2.1 Port P2 (P20)

Port P2 is a 1bit input/output port. It is also used as an external interrupt input, and a STOP mode release signal input. When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latch is initialized to "1".

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the P20 output pulse.

When a read instruction for port P2 is executed, bits 7 to 1 in P2 are read in as undefined data.




Figure 2.2.2 Port P2

## 2.2.2 Port P3 (P35 to P30)

Port P3 is an 6-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P3 input/output control register 1 (P3CR1). Port P3 is configured as an input if its corresponding P3CR1 bit is cleared to "0", and as an output if its corresponding P3CR1 bit is set to "1". During reset, P3CR1 is initialized to "0", which configures port P3 as an input. The P3 output latches are also initialized to "1". Data is written into the output latch regardless of the P3CR1 contents. Therefore initial output data should be written into the output latch before setting P3CR1.

Port P3 is also used as an external interrupt input, remote-control signal input a timer/counter input, data slicer input and serial bus interface input/output. When used as a secondary function input pin except I<sup>2</sup>C bus interface input/output, the input pins should be set to the input mode. When used as a secondary function output pin except I<sup>2</sup>C bus interface input/output, the output pins should be set to the output mode and beforehand the output latch should be set to "1". When P34 and P35 are used as I<sup>2</sup>C bus interface input/output, P3CR2 bits should be set to the sink open-drain mode, the output latches should be set to "1", and the output pins should be set to the output mode.

Note: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.

 $\begin{array}{cccc} \mbox{Example 1: Outputs an immediate data 5A_{H} to port P3} \\ \mbox{LD} & (P3), 5A_{H} & ; & P3 \leftarrow 5A_{H} \\ \mbox{Example 2: Inverts the output of the lower 4 bits (P33 to P30) in port P3} \\ \mbox{XOR} & (P3), 00001111B & ; & P33 to P30 \leftarrow \overline{P33} \ to \ \overline{P30} \end{array}$ 




Figure 2.2.3 Port P3 and P3CR

#### 2.2.3 Port P4 (P47 to P40)

Port P4 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P4 input/output control register (P4CR). Port P4 is configured as an input if its corresponding P4CR bit is cleared to "0", and as an output if its corresponding P4CR bit is set to "1". During reset, P4CR is initialized to "0", which configures port P4 as an input. The P4 output latches are also initialized to "1". Data is written into the output latch regardless of the P4CR contents. Therefore initial output data should be written into the output latch before setting P4CR.

Port P4 is also used as a pulse width modulation (PWM) output. When used as a PWM output pin, the output pins should be set to the output mode and beforehand the output latch should be set to "1".

Note: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.




Figure 2.2.4 Port P4 and P4CR

### 2.2.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P5 input/output control register 1 (P5CR1). Port P5 is configured as an input if its corresponding P5CR1 bit is cleared to "0", and as an output if its corresponding P5CR1 bit is set to "1". During reset, P5CR1 is initialized to "0", which configures port P5 as an input. The P5 output latches are also initialized to "1". Data is written into the output latch regardless of the P5CR1 contents. Therefore initial output data should be written into the output latch before setting P5CR1.

Port P5 is also used as is also used as AD converter analog input, a pulse width modulation (PWM) output external interrupt input, timer/counter input, serial bus interface input/output, and an on screen display (OSD) output (I signal). When used as a secondary function input pin except I<sup>2</sup>C bus interface input/output, the input pins should be set to the input mode. When used as a secondary function output pin except I<sup>2</sup>C bus interface input/output, the output pins should be set to the output mode and beforehand the output latch should be set to "1". When P52 and P51 are used as I<sup>2</sup>C bus interface input/output, P5CR2 bits should be set to the sink open-drain mode, the output latches should be set to "1", and the output pins should be set to the output mode. When P57 is used as an OSD output pin, the output pin should be set to the output mode and beforehand the port 6 data selection register (PIDS) should be set to "1".

Note: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.




Figure 2.2.5 Ports P5

## 2.2.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is selected by the corresponding bit in the port P6 input/output control register (P6CR). Port P6 is configured as an input if its corresponding P6CR bit is cleared to "0", and as an output if its corresponding P6CR bit is set to "1" and P6nS bit is set to "1". P63 to P60 are sink open-drain ports. During reset, P6CR is initialized to "0", which configures port P6 as an input. The P6 output latches are also initialized to "1".

Data is written into the output latch regardless of the P6CR contents. Therefore initial output data should be written into the output latch before setting P6CR.

Port P6 is used as an on screen display (OSD) output (R, G, B and Y/BL signal)/input (RIN, GIN BIN, Y/BLIN signal), a test video signal output and AD converter analog input. When used as a test video signal output pin, the output pins should be set to the output mode and beforehand the signal control register (SGEN) should be set to "1". When used as a secondary function input, the input pins should be set to the input mode. When used as an OSD output pin, the output pins should be set to the output mode and beforehand the port P6 data selection register (P67S to P64S) should be clear to "0". When used as port P6, the signal control register (P67 to P64) should be set to "1".

Note: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.

Example: Sets the lower 4 bits (P63 to P60) in port P6 to the output mode, and the other bit to the input mode. LD (P6CR), 0FH ;  $P6CR \leftarrow 00001111B$ 




Figure 2.2.6 Ports P6, P6CR, and P67S to P64S

### 2.2.6 Port P7 (P71 to P70)

Port P7 is a 2bit input/output port, and is also used as a vertical synchronous signal ( $\overline{\text{VD}}$ ) input and a horizontal synchronous signal ( $\overline{\text{HD}}$ ) input for the on screen display (OSD) circuitry.

The output latches, are initialized to "1" during reset. When used as an input port or a secondary function pin, the output latch should be set to "1".

When a read instruction for port P7 is executed, bits 7 to 2 in P7 are read in as undefined data.




Figure 2.2.7 Ports P7

## 2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by a control register (TBTCR) shown in Figure 2.3.1.

An INTTBT is generated on the first falling edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period.

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (When the time base timer is changed from enabling to disabling, the interrupt frequency can't be changed.)

Both frequency selection and enabling can be performed simultaneously.

Example: Sets the time base timer frequency to fc/2<sup>16</sup> [Hz] and enables an INTTBT interrupt. LD (TBTCR), 00000010B ; TBTCK = "010" LD (TBTCR), 00001010B ; TBTEN = "1"

SET (EIRL). 6





Figure 2.3.1 Time Base Timer

TBTCR (00036H)	7 "0"	6	5	4 "0"	3 TBTEN	2	1 TBTCK	0	(Initial	value: 0**	0 0***)
(000001.)	Ŭ			Ū			1.2.0.		(	raider e	,
	TBTEN	BTEN	Time base t enable/disa			0: Disable 1: Enable					
							NORM	IAL, IDL	_E mode		
							DV1CK =	0	DV1CK = 1		
						000	fc/2 <sup>23</sup> [Hz	:]	fc/2 <sup>24</sup> [Hz]		
						001	fc/2 <sup>21</sup>		10/2	Write	
	т	втск	Time base timer interrupt		rrupt	010	fc/216		fc/2 <sup>17</sup>	only	
		JICK	frequency select			011	fc/214		fc/2 <sup>15</sup>		
						100	fc/213		fc/2 <sup>14</sup>		
							fc/212		fc/2 <sup>13</sup>		
						110	fc/211		fc/2 <sup>12</sup>		
						111	fc/29		fc/2 <sup>10</sup>		
	Note 1:	fc: Hig	h-frequency	clock [Hz	:], *: Don't	care					
	Note 2:	-		-	-		e used with a	nv of re	ead-modify-write	;	
		instruc		,				,			
	Note 3:		7 and 4 in TE		" <b>∩</b> "						
	NOLE 3:	Set DI			υ.						



	Time Base Timer Interrupt Frequency [Hz]							
TBTCK	NORMAL, IDLE Mode	•						
	DV1CK = 0	DV1CK = 1						
000	1.90	0.95						
001	7.62	3.81						
010	244.14	122.07						
011	976.56	488.28						
100	1953.12	976.56						
101	3906.25	1953.12						
110	7812.50	3906.25						
111	31250	15625						

Table 2.3.1 Time Base Timer Interrupt Frequency (Example: at fc = 16MHz)


## 2.4 Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to rapidly detect the CPU malfunctions such as endless looping caused by noise or the like, or deadlock and resume the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a pseudo non-maskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

Note: Care must be given in system design so as to protect the watchdog timer from disturbing noise. Otherwise the watchdog timer may not fully exhibit its functionality.



2.4.1 Watchdog Timer Configuration

Figure 2.4.1 Watchdog Timer Configuration

#### 2.4.2 Watchdog Timer Control

Figure 2.4.2 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

#### (1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected at follows.

- 1. Setting the detection time, selecting output, and clearing the binary counter.
- 2. Repeatedly clearing the binary counter within the setting detection time.
- Note: The watchdog timer consists of an internal divider and two-stage binary counter. Writing the clear code  $(4E_H)$  clears the binary counter, but not the internal divider. The minimum overflow time for the binary counter might be three quarters of the WDTCR1 (WDTT) time setting depending on when the clear code  $(4E_H)$  is written into the WDTCR2 register. So, write the clear code on a cycle which is shorter than that minimum overflow time.

If the CPU malfunctions such as endless looping or deadlock occur for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drivers the  $\overline{\text{RESET}}$  pin low to reset the internal hardware and the external circuit. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode including warm-up or IDLE mode, and automatically restarts (Continues counting) when the STOP/IDLE mode is released.

		Example: Sets the watchdog time	er detection time t	o 2 <sup>21</sup> /fc [s] and resets the	e CPU malfunction.				
		LD (WDTCR2), 4	IEH ; Clea	ars the binary counters					
		LD (WDTCR1), 0	00001101B; WD	$TT \leftarrow 10$ , WDTOUT $\leftarrow 1$					
		LD (WDTCR2), 4	IEH ; Clea	ars the binary counters					
	ithin 3/4 of etection tim		(alw	ays clear immediately be	fore and after changing	J WDTT)			
10/	/ithin 3/4 of		IEH ; Clea	ars the binary counters					
	etection tim								
		LD (WDTCR2), 4	IEH ; Clea	ars the binary counters					
Watchdog Tin	ner Registe	er 1							
WDTCR1	7	6 5 4	32						
(00034H)		<u></u>	WDTEN	WPTT WDTOL	T (Initial value: ***	** 1001)			
	WDTEN	Watchdog timer	0: Disable (It i WDTCR2)	s necessary to write the	disable code to				
	WDIEN	enable/disable	1: Enable						
				NORMA	L mode				
				DV1CK = 0	DV1CK = 1				
	WDTT	Watchdog timer	00	2 <sup>25</sup> /fc	2 <sup>26</sup> /fc	Write			
	WDTT	detection time [s]	01	2 <sup>23</sup> /fc	2 <sup>24</sup> /fc	only			
			10	2 <sup>21</sup> /fc	2 <sup>22</sup> /fc				
			11	2 <sup>19</sup> /fc	2 <sup>20</sup> /fc				
	WDTOU	T Watchdog timer	0: Interrupt re	•					
	110100	output select	1: Reset outpo	ut					
		WDTOUT cannot be set to "1" by p	-	aring WDTOUT to "0".					
		fc: High-frequency clock [Hz], *: D							
		WDTCR1 is a write-only register a		•	-				
	Note 4:	The watchdog timer must be disa	bled or the counter	er must be cleared imme	ediately before entering	to the			
		STOP mode. When the counter is	cleared, the cour	nter must be cleared aga	in immediately after rel	easing			
		the STOP mode.							
		Just right before disabling the wa	atchdog timer, dis	sable the acceptance of	interrupts (DI) and cle	ar the			
		watchdog timer.							
		If the watchdog timer is disabled	under conditions	other than the above, th	e proper operation can	not be			
Watchdog Tin		guaranteed.							
•	7	6 5 4	3 2	2 1 0					
WDTCR2 (00035H)					(Initial value: **	:** ****)			
	Г								
	WDTCR	2 Watchdog timer control		timer binary counter cle		Write			
	WDICK.	code write register	B1 <sub>H</sub> : Watchdog timer disable (Disable code) only Others: Invalid						
	Note 1:	The disable code is invalid unless		TEN = 0.					
		*: Don't care							
		The binary counter of the watchdo	g timer must not t	be cleared by the interru	ot task.				
		Clears the binary counter does no	-		-				
		It is recommended that the time to							
		The watchdog timer counter must		-	81µ) to WDRCR2 after	writing			
		WDTCR2 to. "4E <sub>H</sub> ".							

Figure 2.4.2 Watchdog Timer Control Registers

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTEN (Bit3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example: Disables watchdog timer LDW (WDTCR1), 00001000B ; WDTEN ← 1

(3) Watchdog timer disable

To disable the watchdog timer, clear the interrupt mask enable flag (IMF) to "0" and write the clear code ( $4E_H$ ) into WDTCR2. Then, clear WDTEN (Bit3 in WDTCR1) to "0". When WDTEN is "0", the watchdog timer is disabled by writing the disable code ( $B1_H$ ) into WDTCR2. If WDTEN is cleared to "0" after the disable code has been written into WDTCR2, the watchdog timer is not disabled. While it is disabled, its binary counter is cleared.

Example:				
	DI		;	Disables interrupt acceptance.
	LD	(WDTCR2), 4EH	;	Clears the watchdog timer.
	LDW	(WDTCR1), B101H	;	Disables the watchdog timer.
	EI		;	Enables interrupt acceptance.

Table 2.4.1 Watchdog Timer Detection Time (Example: fc = 16 MHz)

	Watchdog Timer Detection Time [s]								
WDTT	NORMA	AL Mode							
	DV1CK = 0	DV1CK = 1							
00	2.097	4.194							
01	524.288 m	1.048							
10	131.072 m	262.1 m							
11	32.768 m	65.5 m							

### 2.4.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up										
LD	SP, 023FH	;	Sets the stack pointer							
LD	(WDTCR1), 00001000B	;	WDTOUT $\leftarrow 0$							

#### 2.4.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drivers the  $\overline{\text{RESET}}$  pin (Sink open-drain input/output with pull-up) low to reset the internal hardware. The reset output time is about 8/fc to 24/fc [s] (0.5 to 1.5 µs at fc = 16.0 MHz).

Note: If there is any fluctuation in the oscillation frequency at the start of clock oscillation, the reset time includes error. Thus, regard the reset time as an approximate value.




Figure 2.4.3 Watchdog Timer Interrupt/Reset

# 2.5 16-Bit Timer/Counter 1 (TC1A)

2.5.1 Configuration




Figure 2.5.1 Timer/Counter 1

#### 2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TC1DRA and TC1DRB).

TC1DRA		5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(00010, 000				1DRA <sub>H</sub>	(0001	1H)					TC	1DRAL		OH)		
TC1DRB	<i>,</i>				`	L ,	1		1		Read/\	Vrite	1 `	L /	1	
(00012, 000	013H)		, тс	1DRB <sub>H</sub>	(0001	3H)					, TC	1DRBL	(0001	2H)	1	
		•					•					Rea	d only			
		7 6	5	4	3	2	1	0	-							
TC1CF	٦ ،	ACPAP1 "MCAP1								Read	/Write					
(00014	H) .	METT1	TC	15	TC1	1CK	IC	1M		(Initia	al value:	0000 00	000)			
		MPPG1	d 1				۱ <u> </u>		]							
				00: T	imer/e	externa	I trigge	r timer/	event	counte	r mode					
TC1M	TC1 ope	rating mode	e select	-		w mode										
		9		10.1	'uise \ Reserv		leasure	ment m	lode							
				N.	T	•••			NOR	ЛAL, IC	DLE mod	е				
								I	DV7Cł	< = 0, E	OVCK = (	00				
							DV10	CK = 0					ICK = 1			
TC1CK	TC1 source clock select [H:			] 00				2 <sup>11</sup>	fs/2 <sup>12</sup>							
				01				/2 <sup>7</sup>					c/2 <sup>8</sup>			
					10 fc/2 <sup>3</sup> fc/2 <sup>4</sup>									R/W		
				11	11 External clock (TC1 pin input)									550		
					00: Stop and counter clear     Timer Extend Event Window Pulse       0     0     0							PPG O				
TC1S	TC1 sta	rt control				and sta	art er start	at the r	isina c	dae	0 ×	×	×	×	×	
							er start				× C		0	0	0	
ACAP1	Auto-car	oture contro	1	0 <sup>.</sup> Au	: Auto-capture disable 1: Auto-capture enable								0			
		dth measur														
MCAP1	mode co			0: Do	uble e	edge ca	pture		1: Sir	igle ed	ge captu	re				
METT1		trigger time	er	0: Tri	: Trigger start 1: Trigger start and stop											
ļ	mode co											· · ·				
		fc: High-f	-	•												
	Note 2:	The timer	-				-					-				-
		edge of th			•				•	•		,				
		lower byte must be written before the upper byte (It is recommended that a 16-bit access instru														
		used in v	vriting).	Writing	only tl	he lowe	er data	(TC1D	RAL)	does n	ot put th	e settin	g of the	e timer	regist	er in
		effect.														
	Note 3:	Set the m	node, so	ource clo	ck PP	G cont	rol and	timer F	/F con	trol wh	en TC1 :	stops (T	C1S =	00).		
	Note 4:	Auto capt	ture can	be used	d in or	nly time	r, even	t counte	er, and	l windo	w modes	6.				
	Note 5:	Values to	be load	ded to tir	ner re	gisters	must s	atisfy th	ne follo	wing c	ondition.					
		TC1DRA	> TC1E	ORB, TC	1DRA	. > 1										
	Note 6:	Always w	rite "0" t	to TFF1	excep	ot PPG	output	mode.								
	Note 7:	On enteri	ing STO	P mode,	the T	C1 sta	rt contro	ol (TC1	S) is c	leared	to "00" a	utomati	cally. S	o, the t	imer s	tops.
		Once the														

Figure 2.5.2 Timer registers and TC1 control register

### 2.5.3 Function

Timer/counter 1 has five operating modes: Timer, external trigger timer, event counter, window, pulse width measurement.

#### (1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of TC1DRA are compared with the contents of up counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared. The current contents of up counter can be transferred to TC1DRB by setting ACAP1 (Bit6 in TC1CR) to "1" (Software capture function). (Auto-capture function)

Table 2.5.1	Source Clock	(Internal clock) for	Timer/Counter 1	(Example: at fc = 16.0 MHz)
-------------	--------------	----------------------	-----------------	-----------------------------

	NORMAL, IDLE Mode									
TC1CK	DV1CI	<pre>&lt; = 0</pre>	DV1CK = 1							
	Resolution [µs]	Maximum Time Setting [s]	Resolution [µs]	Maximum Time Setting [s]						
00	128.0	8.39	256.0	16.78						
01	8.0	0.524	16.0	1.049						
10	0.5	32.77 m	1.0	65.54 m						

Example 1: Sets the timer mode with source clock fc/211 [Hz] and generates an interrupt 1 later (at fc = 16 MHz)LDW(TC1DRA), 1E84H;Sets the timer register (1 s  $\div 2^{11}$ /fc = 1E84H)

DI			
SET	(EIRL). 4	;	Enable INTTC1
EI			
LD	(TC1CR), 00000000B	;	Selects the source clock and mode
LD	(TC1CR), 00010000B	;	Starts TC1

Example 2: Auto capture

LD	(TC1CR), 01010000B	;	ACAP1 $\leftarrow$ 1 (Capture)
LD	WA, (TC1DRB)	;	Reads the capture value




Figure 2.5.3 Timer Mode Timing Chart

(2) External trigger timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with TC1S. Source clock is an internal clock. The contents of TC1DRA is compared with the contents of up counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

When METT1 (Bit6 in TC1CR) is "1", inputting the edge to the reverse direction of the trigger edge to start counting clears the counter, and the counter is stopped. Inputting a constant pulse width can generate interrupts. When METT1 is "0", the reverse directive edge input is ignored. The TC1 pin input edge before a match detection is also ignored.

The TC1 pin input has the noise rejection; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 13/fc [s] or more is required for edge detection in NORMAL or IDLE mode.

Example 1:	Detects DV1CK		an interrupt 100 $\mu s$ later. (at fc = 16.0 MHz,	
	LDW	(TC1DRA), 0064H	;	$100 \ \mu s \div 2^4/fc = 64H$
	DI			
	SET	(EIRL). 4	;	INTTC1 interrupt enable
	EI			
	LD	(TC1CR), 00001000B	;	Selects the source clock and mode
	LD	(TC1CR), 00101000B	;	TC1 external trigger start, METT1 = 0
Example 2:		tes an interrupt, inputting "L" level pulse Hz, DV1CK = 1)	e (Pul	se width: 4 ms or more) to the TC1 pin. (at fc =
	LDW	(TC1DRA), 00FAH	;	4 ms $\div$ 2 <sup>8</sup> /fc = FAH
	DI			
	SET	(EIRL). 4	;	INTTC1 interrupt enable
	EI			
	LD	(TC1CR), 00000100B	;	Selects the source clock and mode
	LD	(TC1CR), 01110100B	;	TC1 external trigger start, METT1 = 1




Figure 2.5.4 External Trigger Timer Mode Timing Chart

(3) Event counter mode

In this mode, events are counted at the edge of the TC1 pin input (Either the rising or falling edge can be selected with the external trigger TC1CR<TC1S>). The contents of TC1DRA are compared with the contents of up counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared.

Match detect is executed on other edge of count-up. A match can not be detected and INTTC1 is not generated when the pulse is still in same state.

Setting ACAP1 to "1" transfers the current contents of up counter to TC1DRB (Auto-capture function).




Figure 2.5.5 Event Counter Mode Timing Chart

Table 2.5.2 Thput Pulse Width for Thine/Counter T					
	Minimum Pulse Width [s]				
	NORMAL/IDLE				
"H" Width	2 <sup>3</sup> /fc				
"L" Width	2 <sup>3</sup> /fc				

Table 2.5.2 Input Pulse Width for Timer/Counter 1

#### (4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (Window pulse) and an internal clock. The contents of TC1DRA are compared with the contents of up counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with bit4 or 5 in TC1CR.

It is necessary that the maximum applied frequency be such that the counter value can be analyzed by the program. That is; the frequency must be considerably slower than the selected internal clock.





Figure 2.5.6 Window Mode Timing Chart

(5) Pulse width measurement mode

In this mode, counting is started by the external trigger (Set to external trigger start by TC1CR). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TC1DRB and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TC1DRB. If a falling (rising) edge capture value is required, it is necessary to read out TC1DRB contents until a rising (falling) edge is detected. Falling or rising edge is selected with the external trigger TC1S (Bit4 or 5 in TC1CR), and single edge or double edge is selected with MCAP1 (Bit6 in TC1CR).

- Note 1: Be sure to read the captured value from TC1DRB before the next trigger edge is detected. If fail to read it, it becomes undefined. It is recommended that a 16-bit access instruction be used to read from TC1DRB.
- Note 2: If either the falling or rising edge is used in capturing values, the counter stops at "1" after a value has been captured until the next edge is detected. So, the value captured next will become "1" larger than the value captured right after capturing starts.

Example: D	uty measu	rement (Resolution fc/2 <sup>7</sup> [Hz] DV1Ck	< = 0)	
	CLR	(INTTC1SW). 0	;	INTTC1 service switch initial setting:
				Clears bit0 of INTTC1SW. This bit is inverted by CPL instruction before INTTC1 is generated.
	LD	(TC1CR), 00000110B	;	Sets the TC1 mode and source clock
	DI			
	SET	(EIRL). 4	;	Enables INTTC1
	EI			
	LD	(TC1CR), 00100110B	;	Starts TC1 with an external trigger at $MCAP1 = 0$
DINITTO				
PINTTC1:	CPL	(INTTC1SW). 0	;	Complements INTTC1 service switch
	JRS	F, SINTTC1		
	LD	WA, (TC1DRBL)	;	Reads TC1DRB ("H" level pulse width)
				Lower address in TC1DRBL: TC1DRB
	LD	(HPULSE), WA		
	RETI			
SINTTC1:	LD	WA, (TC1DRBL)	;	Reads TC1DRB (Period)
	LD	(WIDTH), WA		
	RETI		;	Duty calculation
			,	Daty calculation
	· ·			
VINTTC1:	DW	PINTTC1	;	Sets INTTC1
		WIDTH		
		VVIDTH	$\rightarrow$	






Figure 2.5.7 Pulse Width Measurement Mode Timing Chart

## 2.6 16-Bit Timer/Counter 2 (TC2A)






Figure 2.6.1 Timer/Counter 2 (TC2)

### 2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TC2DR). Reset does not affect TC2DR.

C2DR		5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0016H, 00	017H)		, T(	C2DRH	l (0001	7H)					T	C2DRL	(00016	H)	1	
											R	ead/Wr	ite			
C2CR 00015H)	5	6	5 TC2S	4	3 _TC2CF	2	1 	0 TC2M			(Initia	al value	: **00 (	00*0)		
TC2M	TC2 operatin	g mode se	elect	-		event c	ounter i	mode								
								NO	RMAL	1/2, IDL	E1/2 m	iode				
							DV1C					DV1C	CK = 1			
				00	00		fc/2					fc/				
				00			fc/2					fc/				
TC2CK	TC2			01	-		fc/2					fc/				Writ
	source o	lock selec	t [Hz]	01			fc/2	_				fc/				onl
				10	-		Rese					Rese				
				10			Rese	rved				Rese	erved			
			11 11	-	Reserved External clock (TC2 pin input)											
	TC2					and cour	nter clea		inal ci		,z pin ii	iput)				
TC2S	start cor	itrol			Stop a			ai								
	Note 1:	fc: High-	frequen	cy cloc	k [Hz],	*: Don't	care.									
	Note 2:	Writing t	to the lo	wer by	te of ti	mer reg	jister 2	(TC2DF	RL), th	e comp	arison	is inhib	ited un	til the ι	ipper	byte
		(TC2DRI	H) is w	ritten.	After w	riting to	the u	pper by	te, an	y matcl	n durin	g 1 ma	chine	cycle (	Instru	ction
		executio	n cycle)	is igno	ored.	-										
	Note 3:	Set the r	node an	d sour	ce cloc	k when	the TC2	2 stops (	TC2S	= 0).						
	Note 4:	Values to	o be loa	ded to	timer re	aisters	must sa	atisfy the	e follov	ving cor	ndition.					
		TC2DR				0		,		0						
	Note 5:	TC2CR a	are write	-only r	egister	s and m	ust not	be used	l with a	any of th	ne read-	-modify	-write ir	nstructio	ons.	
	Note 6:				•					2						de is
		released											· are			

Figure 2.6.2 Timer Registers 2 and TC2 Control Register

### 2.6.3 Function

The timer/counter 2 has three operating modes: Timer, event counter and window modes.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC2DR are compared with the contents of up counter. If a match is found, a timer/counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

	NORMAL, IDLE mode								
TC2CK	DV1C	CK = 0	DV1CK = 1						
10201	Resolution Maximum Time Setting		Resolution	Maximum Time Setting					
000	524.3 [ms]	9.54 [h]	1.05 [s]	19.1 [h]					
001	512.0 [μs]	33.6 [s]	1.02 [ms]	1.12 [min]					
010	16.0 [μs]	1.05 [s]	32.0 [μs]	2.09 [s]					
011	0.5 [μs]	32.8 [ms]	1.0 [μs]	65.5 [ms]					
100	Reserved	Reserved	Reserved	Reserved					
101	Reserved	Reserved	Reserved	Reserved					

Table 2.6.1 Source Clock (Internal clock) for Timer/Counter 2 (at fc = 16.0 MHz)

Example: Sets the source clock  $fc/2^4$  [Hz] and generates an interrupt event 25 ms (at fc = 16 MHz, DV1CK = 1) I DW (TC2DR) 61A8H : Sets TC2DR (25 ms  $\div 2^4/fc = 61A8H$ )

LDW DI	(TC2DR), 61A8H	;	Sets TC2DR (25 ms $\div$ 2 <sup>+</sup> /fc = 61A8H
SET	(EIRH).6	;	Enable INTTC2 interrupt
EI			
LD	(TC2CR), 00001100B	;	Selects TC2 source clock
LD	(TC2CR), 00101100B	;	Starts TC2




Figure 2.6.3 Timer Mode Timing Chart

(2) Event counter mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TC2DR are compared with the contents of the up counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The minimum pulse width to the TC2 pin is shown in Table 2.6.2. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width. Match detect is executed on the falling edge of the TC2 pin. A match can not be detected and INTTC2 is not generated when the pulse is still in a falling state.

Example:	Sets the eve	ent counter mode an	d generates an INTTC	s an INTTC2 interrupt 640 counts later.				
	IDW	(TC2DR) 640		Sets TC2DR				

	(10201(), 040	,	
DI			
SET	(EIRH). 6	;	Enables INTTC2 interrupt
EI			
LD	(TC2CR), 00011100B	;	Selects TC2 source clock
LD	(TC2CR), 00111100B	;	Starts TC2

Table 2.6.2 Timer/Counter 2 External Clock Source

	Minimum Pulse Width [S]
	NORMAL, IDLE Mode
"H" Width	2 <sup>3</sup> /fc
"L" Width	2 <sup>3</sup> /fc




Figure 2.6.4 Event Counter Mode Timing Chart

### (3) Window mode

In this mode, counting up performed on the rising edge of an internal clock during TC2 external pin input (window pulse) is "H" level. The contents of TC2DR are compared with the contents of up counter. If a match found, an INTTC2 interrupt is generated, and the up counter is cleared.

The maximum applied frequency (TC2 input) must be considerably slower than the selected internal clock.




Figure 2.6.5 Window Mode Timing Chart

# 2.7 8-Bit Timer/Counter 3 (TC3B)

2.7.1 Configuration




Figure 2.7.1 Timer/Counter 3 (TC3)

# 2.7.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TC3DRA and TC3DRB) and port multiplex control register (PMPXCR).

TC3DRA (0018H) TC3DRB (0019H)	7 6		0		Initial value: 1111 1111) nitial value: 1111 1111)	
TC3CR (001AH)	7_6 ACAP	5 4 3 2 1	0 TC3M		: *0*0 0000)	
	<b>ТСЗМ</b>	TC3 operating mode select	0: Timer 1: Captu	/event counter		
				NORMAL,	IDLE mode	
				DV1CK = 0	DV1CK = 1	
			000	fc/2 <sup>13</sup>	fc/2 <sup>14</sup>	
				fc/2 <sup>12</sup>	fc/2 <sup>13</sup>	
	торок	TC3	010	fc/2 <sup>11</sup>	fc/2 <sup>12</sup>	
	TC3CK	source clock select [Hz]	011	fc/2 <sup>10</sup>	fc/2 <sup>11</sup>	Write
			100	fc/2 <sup>9</sup>	fc/2 <sup>10</sup>	only
			101	fc/2 <sup>8</sup>	fc/2 <sup>9</sup>	
			110	fc/2 <sup>7</sup>	fc/2 <sup>8</sup>	
			111	External clock	(TC3 pin input)	
	TC3S	TC3 start control	0: Stop 1: Start	and clear		
	ACAP	Auto-capture control	0: 1: Auto-	_ capture enable		
	Note 1: fc:	High-frequency clock [Hz], *: Don	•			44
		t the mode and source clock when		tops (TC3S $= 0$ )		
		lues to be loaded to timer register		• • •	on	
		C3DRA $>$ 0 (in the timer and event		, ,		
		,		,		
		to-capture can be used only int th				
		fore setting TC3DRA or switching	•		,	. "0"
		nen STOP mode is started, time			. ,	το υ
		tomatically. Set TC3S to "1" after t				
		3CR, TCESCR is a write-only	register an	d must not be used wi	th any of the read-modify	/-write
	ins	tructions.				
PMPXCR (0027H)	7 6 "0" CHS	5 4 3 2 1		(Initial value	: 00** **00)	
	TC3ES	TC3 input control	0: Norma 1: Invert	I		Write only
	Note 8 Alv	vays write "0" to bit7 in PMPXCR.				<u> </u>

Figure 2.7.2 Timer Registers 3 and TC3 Control Register

### 2.7.3 Function

The timer/counter 3 has three operating modes: timer, event counter, and capture mode. When it is used in the capture mode, the noise rejection time of TC3 pin input can be set by remote control receive control register.

### (1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC3DRA are compared with the contents of up counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up counter is cleared. The current contents of up counter are loaded into TC3DRB by setting ACAP (Bit6 in TC3CR) to "1" (Auto-capture function).

The contents of up counter can be easily confirmed by executing the read instruction (RD instruction) of TC3DRB. Loading the contents of up counter is not synchronized with counting up. The contents of over flow (FFH) and 00H can not be loaded correctly. It is necessary to consider the count cycle.




Table 2.7.1 Source Clock (Internal clock) for Timer/Counter 3 (Example: at fc = 16.0 MHz)

	NORMAL, IDLE Mode						
тсзск	DV1C	CK = 0	DV1CK = 1				
	Resolution [µs]	Maximum Setting Time [ms]	Resolution [µs]	Maximum Setting Time [ms]			
000	512	130.6	1024	261.1			
001	256	65.3	512	130.6			
010	128	32.6	256	65.3			
011	64	16.3	128	32.6			
100	32	8.2	64	16.3			
101	16	4.1	32	8.2			
110	8	2.0	16	4.1			




Figure 2.7.3 Timer Mode Timing Chart

(2) Event counter mode

In this mode, the TC3 pin input pulses are used for counting up Either the rising on falling edge can be selected with TC3ES (Bit0 in PMPXCR). The contents of TC3DRA are compared with the contents of the up counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. Match detect is executed on the falling edge of the TC3 pin. A match can not be detected, and INTTC3 is not generated when the pulse is still in a falling state.

The maximum applied frequency is shown in Table 2.7.2. Two or more machine cycles are required for both the high and low levels of the pulse width.

The current contents of up counter are loaded into TC3DRB by setting ACAP (Bit6 in TC3CR) to "1" (Auto-capture function).

The contents of up counter can be easily confirmed by executing the read instruction (RD instruction) of TC3DRB. Loading the contents of up counter is not synchronized with counting up. The contents of over flow (FFH) and 00H can not be loaded correctly. It is necessary to consider the count cycle.

Example:	Generates	an interrupt	every 0.5	s, inputting	50 Hz pulses	to the TC3 pin.

LD	(TC3CR), 00001110B	;	Sets TC3 mode and source clock
LD	(TC3DRA), 19H	;	$0.5 \ s \div 1/50 = 25 = 19H$
LD	(TC3CR), 00011100B	;	Starts TC3

,	0.001 1100 = 20 =
;	Starts TC3

Table 2.7.2	Source	Clock	(External	clock)	for	Timer/Counter
-------------	--------	-------	-----------	--------	-----	---------------

	Minimum Applied Frequency [Hz]
	NORMAL, IDLE Mode
"H" Width	2 <sup>2</sup> /fc
"L" Width	2 <sup>2</sup> /fc




Figure 2.7.4 Event Counter Mode Timing Chart

### (3) Capture mode

In this mode, the pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals or distinguishing AC 50/60 Hz, etc. The TC3 pin input can have its polarity changed between normal and inverse by using the TC3ES Register.

### a. If TC3ES = "0" (Non-inverting input)

Once command operation has started, the counter free-runs on an internal source clock.

When the falling edge of the TC3 pin input is detected, the counter value is loaded into TC3DRB. When the rising edge is detected, the counter value is loaded into TC3DRA, and the counter is cleared, generating an INTTC3 interrupt.

If the rising edge is detected right after command operation has started, no capture to TC3DRB and an INTTC3 interrupt occurs only on capture to TC3DRA. If a read instruction is executed for TC3DRB, the value that exists at the end of the previous capture (immediately after a reset, "FF") is read.

### b. If TC3ES = "1" (Inverse input)

Once command operation has started, the counter free-runs on an internal clock.

When the rising edge of the TC3 pin input is detected, the counter value is loaded into TC3DRB. When the falling edge is detected, the counter value is loaded into TC3DRA, and the counter is cleared, generating an INTTC3 interrupt.

If the falling edge is detected right after command operation has started, the counter value is not captured into TC3DRB and an INTTC3 interrupt occurs only on capture to TC3DRA. If a read instruction is executed for TC3DRB, the value that exists at end of the previous capture (immediately after a reset, "FF") is read.

The minimum acceptable input pulse width is equal to the length of one source clock period selected by TC3CR <TC3CK>.

	-		
TC3ES	Capture into TC3DRB	Capture into TC3DRA	INTTC3 Interrupt
"0" (Non-inverting input)	Falling edge	Rising e	dge
"1" (Inverting input)	Rising edge	Falling e	dge

Table 2.7.3 TC3INV-based Capture Input Edges

Note: Capture of the TC3 pin input requires at least 1 cycle of the selected source clock.




Figure 2.7.5 Capture Mode Timing Chart

The edge of TC3 pin input is detected in the remote control receive circuit with noise rejection. The remote control receive circuit is controlled by the remote control receive control register (RCCR). The remote control receive status register (RCSR) can monitor the polarity selection and noise rejection circuit.




Figure 2.7.6 Remote Control Receiving Circuit


(00026H)	RCEN R	POLS RCSCK	RCNC (Initial value: 0001 111	1)						
	RCNC	Noise reject time select $02H \le RCNC \le 1FH$	(Source clock) $\times$ (RCNC – 1) [s]	Write only						
			NORMAL, IDLE mode							
	DODOK	Noise reject cricuit	DV1CK = 0 DV1CK = 1	DAA						
	RCSCK	Source clock select	0 2 <sup>8</sup> /fc 2 <sup>9</sup> /fc	R/W						
			1 TC3CK (Note 2)							
	RPOLS	Remote control signal polarity	0: Positive							
	NI OLS	select	1: Negative	Write						
	RCEN	Remote control receive circuit	0: Disable	only						
	KOEN	operation control	1: Enable							
	Note 1: S	Set RPOLS and RCSCK when the	timer/counter stops (TC3S = 0).							
	Note 2: S	Source clock of timer/counter 3.								
	Note 3: fc: High-frequency clock [Hz], *: Don't care									
	Note 4: F	CCR includes a write-only registe	r and must not be used with any of read-modify-write instruction	IS.						
			satisfy the following condition ( $02 \le RCNC \le 1F$ ).							
RCSR (00026H)	RCNF R	POLS RCSCK RCOVF RNCM	1(Initial value: 0000 0**	*)						
	RNCM	Remote control signal monitor 0: Low level								
	KINCIVI									
		after noise rejector	1: High level	Read						
		after noise rejector	<ol> <li>High level</li> <li>Signal and definition by overwriting the noise reject</li> </ol>	Read only						
	RCOVF	after noise rejector Noise reject circuit overflow	<ol> <li>High level</li> <li>Signal and definition by overwriting the noise reject time RCNC</li> </ol>							
	RCOVF	after noise rejector	<ol> <li>High level</li> <li>Signal and definition by overwriting the noise reject time RCNC</li> <li>Overflow</li> </ol>							
	RCOVF	after noise rejector Noise reject circuit overflow flag	1: High level     0: Signal and definition by overwriting the noise reject time RCNC     1: Overflow     NORMAL, IDLE mode							
	RCOVF RCSCK	after noise rejector Noise reject circuit overflow flag Noise reject circuit	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         NORMAL, IDLE mode         DV1CK = 0       DV1CK = 1							
		after noise rejector Noise reject circuit overflow flag	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         NORMAL, IDLE mode         DV1CK = 0       DV1CK = 1         0       2 <sup>8</sup> /fc       2 <sup>9</sup> /fc							
		after noise rejector Noise reject circuit overflow flag Noise reject circuit Source clock Select	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         NORMAL, IDLE mode         DV1CK = 0       DV1CK = 1         0       2 <sup>9</sup> /fc         1       TC3CK (Note 2)	only						
		after noise rejector         Noise reject circuit overflow flag         Noise reject circuit Source clock Select         Remote control signal polarity	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         NORMAL, IDLE mode         DV1CK = 0         DV1CK = 1         0       2 <sup>8</sup> /fc         1       TC3CK (Note 2)         0: Positive	only						
	RCSCK	after noise rejector         Noise reject circuit overflow         flag         Noise reject circuit         Source clock Select         Remote control signal polarity         select	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         NORMAL, IDLE mode         DV1CK = 0         DV1CK = 1         0       2 <sup>8</sup> /fc         1       TC3CK (Note 2)         0: Positive         1: Negative	R/W						
	RCSCK	after noise rejector         Noise reject circuit overflow flag         Noise reject circuit Source clock Select         Remote control signal polarity	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         NORMAL, IDLE mode         DV1CK = 0         DV1CK = 1         0       2 <sup>8</sup> /fc         1       TC3CK (Note 2)         0: Positive	only						
	RCSCK RPOLS RCNF	after noise rejector         Noise reject circuit overflow         flag         Noise reject circuit         Source clock Select         Remote control signal polarity         select         Remote control signal monitor         after noise rejector	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         1: Overflow         0       DV1CK = 0         DV1CK = 0       DV1CK = 1         0       2 <sup>8</sup> /fc         1       TC3CK (Note 2)         0: Positive         1: Negative         0: Without noise         1: With noise	R/W Read						
	RCSCK RPOLS RCNF Note 1: F	after noise rejector         Noise reject circuit overflow         flag         Noise reject circuit         Source clock Select         Remote control signal polarity         select         Remote control signal monitor         after noise rejector         Reading out the register RCSR reserved	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         1: Overflow         0       DV1CK = 0         DV1CK = 0       DV1CK = 1         0       2 <sup>8</sup> /fc         1       TC3CK (Note 2)         0: Positive         1: Negative         0: Without noise         1: With noise	R/W Read						
	RCSCK RPOLS RCNF Note 1: F Note 2: S	after noise rejector         Noise reject circuit overflow         flag         Noise reject circuit         Source clock Select         Remote control signal polarity         select         Remote control signal monitor         after noise rejector         Reading out the register RCSR reso         Source clock of timer/counter 3	1: High level         0: Signal and definition by overwriting the noise reject time RCNC         1: Overflow         1: Overflow         0       DV1CK = 0         DV1CK = 0       DV1CK = 1         0       2 <sup>8</sup> /fc         1       TC3CK (Note 2)         0: Positive         1: Negative         0: Without noise         1: With noise	R/W Read only						

### Figure 2.7.7 Remote Control Rceive Control Register and Remote Control Receive Status Register

RPOLS	TC3 Pin Input Pulse (Interrupt occurrence is shown as allow.)	Measurement
0		
1		

# Table 2.7.4 Combination between The Polarity and The Edge Selection

Note: When TC3CK is used in RCSCK, do not select an external clock to the TC3CK.



2004-8-18

# 2.8 8-Bit Timer/Counter 4 (TC4)

# 2.8.1 Configuration




Figure 2.8.1 Timer/Counter 4 (TC4)

### 2.8.2 Control

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and an 8-bit timer register 4 (TC4DR). Reset does not affect TC4DR.

TC4DR	7	6	5	4	3	2	. 1	0	-			
0001BH)		1 8	: :						Write only (Initial value: 1111 11	11)		
TC4CR	7	6	5	4	3	2	1	0	7			
0001CH)		i	TC4S	1	TC4CK		TC	ζ4M	Write only (Initial value: **00 00	00)		
TC4S TC4 start control						Timer/ev Reserved Reserved Reserved	I	er mode				
								NORM	AL, IDLE mode			
							DV1CK	= 0	DV1CK = 1			
TC4CK					000		fc/21		fs/2 <sup>12</sup>			
				001		fc/27		fs/2 <sup>8</sup>				
	TC4 se	ource cloo	ck select [H	lz]	010		fc/25		fs/2 <sup>6</sup>	R/V		
	(Note 4	(Note 4)					fc/2 <sup>3</sup>		fs/2 <sup>4</sup>	17/ 1		
					100		Reserv	ed	Reserved			
					101		Reserv	ed	Reserved			
					110		Reserv	ed	Reserved			
					111	111 External clock (TC4 pin input)						
				00:	00: Timer/event counter mode							
TC4M	TC4 o	TC4 operating mode select				01: Reserved						
	1010	Jorating			10: Reserved							
					11: 1	Reserved	1					
١	Note 1:	fc: High-f	frequency	clock [Hz]	, *: Don't	care						
١	Note 2:	Values to	be loade	d to the tir	ner regist	er must s	satisfy the	following	condition (1 $\leq$ TC4DR $\leq$ 255).			
١	Note 3:	When the	e TC4 is st	arted (TC	$4S = 0 \rightarrow$	1) or disa	abled (TC	$4S = 1 \rightarrow$	0) or while the TC4 is operating (TC	C4S =		
		$1 \rightarrow 1$ ), c	do not write	e to TC4N	l and TC4	CK in T	C4CR. If t	nese regi	sters are selected/changed during	these		
		operatior	ns, countin	g up is no	t perform	ed prope	rly.					
1	Note 4:	When S7	TOP mode	is started	l, timer co	ounter is	stopped a	nd clear	ed. Set TC4S to "1" after STOP mo	de is		
						restarting timer counter.						
	Ũ					lefined values are read from bits 6 and 7 of TC4CR.						
٢	Note 5:	Undefine	u values a	ge TC4DR while the TC4 is operating.								
-						is operat	ina.					
						is operat	ing.					
MPXCR _	Note 6:	Do not cł	hange TC4	DR while	the TC4		1	0 (TC3ES	), (Initial value: 00** **00)			
	Note 6: 7 "0"	Do not cł	hange TC4	DR while	the TC4		1 TC4ES	0 (TC3ES	) (Initial value: 00** **00)	Writ		
MPXCR 00027H) TC4ES	Note 6: 7 "0" TC4 ec	Do not ch 6 CHS dge selec	hange TC4	DR while	the TC4	2 ising edg alling edg	1 TC4ES Je ge	<u> </u>	), (Initial value: 00** **00) must not be used with any o	onl		

Figure 2.8.2 Timer Register 4 and TC4 Control Register

### 2.8.3 Function

The timer/counter 4 has two operating modes: timer, event counter mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC4DR are compared with the contents of up counter. If a match is found, an INTTC4 interrupt is generated and the up counter is cleared to "0". Counting up resumes after the up counter is cleared.

		NORMAL, IDLE mode								
	тс4СК	DV1C	CK = 0	DV1CK = 1						
		Resolution [µs]	Maximum Setting Time [ms]	Resolution [µs]	Maximum Setting Time [ms]					
ſ	000	128.0	32.6	256.0	65.3					
	001	8.0	2.0	16.0	4.1					
	010	2.0	0.510	4.0	1.0					
	100	0.5	0.128	1.0	0.255					

<b>-</b>			( <b>T</b> ) (0	–	
Table 2.8.1 S	Source Clock	Internal clock)	for Timer/Coun	ter 4 (Exami	ble: at $fc = 16.0 \text{ MHz}$ )

### (2) Event counter mode

In this mode, the TC4 pin input (External clock) pulse is used for counting up. Either the rising or falling edge can be selected with TC4ES (Bit1 PMPXCR). The contents of TC4DR are compared with the contents of the up counter. If a match is found, an INTTC4 interrupt is generated and the counter is cleared. The maximum applied frequency is shown Table 2.8.2. Two or more machine cycles are required for both the high and low level of the pulse width.

Note: The event counter mode can only be used in NORMAL or IDLE mode.

Table 2.8.2 Timer/Counter 4 External Clock Source

	Minimum Input Pulse Width [s]
	NORMAL1, IDLE1 Mode
"H" Width	2 <sup>3</sup> /fc
"L" Width	2 <sup>3</sup> /fc


# 2.9 Serial Bus Interface (SBI-ver. D)

The TMP88CS38B and TMP88CM38B/CP38B has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I<sup>2</sup>C bus (a bus system by Philips). The serial bus interface pins are selectively used as either channel 0 or channel 1.

The serial interface is connected to external devices through P35 (SDA0)/P52 (SDA1) and P34 (SCL0)/P51 (SCL1) in the I<sup>2</sup>C bus mode; and through P53 ( $\overline{SCK1}$ ), P52 (SO1) and P51 (SI1) in the clocked-synchronous 8-bit SIO mode.

The serial bus interface pins are also used for the P3/P5 port. When used for serial bus interface pins, set the P3/P5 output latches of these pins to "1". When not used as serial bus interface pins, the P3/P5 port is used as a normal I/O port.

- Note 1: When P3 and P5 is used as serial bus interface pins, P35, P34, P51 and P50 should be set as a sink open-drain output by clearing PSELCR to "0".
- Note 2: The I<sup>2</sup>C of TMP88CS38B and TMP88CM38B/CP38B can be used only in the standard mode of I<sup>2</sup>C. The fast mode and the high speed mode can not be used.



# 2.9.1 Configuration

Figure 2.9.1 Serial Bus Interface (SBI)

### 2.9.2 Control

The following registers are used for control the serial bus interface and monitor the operation status.

- Serial bus interface control register A (SBICRA)
- Serial bus interface control register B (SBICRB)
- Serial bus interface data buffer register (SBIDBR)
- I<sup>2</sup>C bus address register (I2CAR)
- Serial bus interface status register A (SBISRA)
- Serial bus interface status register B (SBISRB)
- Serial clock source control register (SCCRB)
- Serial clock control status register (SCSR)

The above registers differ depending on a mode to be used. Refer to section 2.9.7 "I<sup>2</sup>C Bus Mode Control" and 2.9.9 "Clocked-synchronous 8-Bit SIO Mode Control".

### 2.9.3 Serial Clock Source Control

A serial bus interface circuit can reduce the power consumption by stopping a serial clock generater.

Serial Clock Source Control Register					
te ly					
)".					
ad ly					

Figure 2.9.2 Serial Clock Source

# 2.9.4 Channel Select

A serial bus interface circuit can select I/O pin when a serial bus interface is used for  $\rm I^2C$  bus mode.

Port Switching	Register								
PMPXCR (00027H)	7 6 "0" CHS	5	4	3	2	1 (TC4ES)	0 (TC3ES)	(Initial value: 00** **00)	
	CHS I <sup>2</sup> C bus Channel Select				0: Channel 0 1: Channel 1			R/W	
	Note 1: When SIO mode, don't use channel 0. Th				Therefor	e, set to "	1" in PMP	XCR at SIO mode.	
	Note 2: Always write "0" to bit7 in PMPXCR.								
	Note 3: *: Don	't care							

Figure 2.9.3 Channel Select


# 2.9.5 Software Reset

A serial bus interface circuit has a software reset function, when a serial bus interface circuit is locked by an external noise, etc.

To occur software reset, write "01", "10" into the SWRST (Bit1, 0 in SBICRB). During software reset, the SWRMON (Bit0 in SBISRA) is clear to "0".

# 2.9.6 The Data Format in The I<sup>2</sup>C bus Mode

The data format when using the TMP88CS38B and TMP88CM38B/CP38B in the I<sup>2</sup>C bus mode are shown in as below.





## 2.9.7 I<sup>2</sup>C Bus Mode Control

The following registers are used to control the serial bus interface (SBI) and monitor the operation status in the  $I^2C$  bus mode.

Serial Bus Inte	erface Cont	rol Regis	ter A								
SBICRA	7	6	5	4	3	2	1	0			
(00020H)		BC		ACK	L		SCK		(Initial value	e: 0000 *000)	
							AC	≤ < 0	AC	<b>ζ</b> = 1	
						BC	Number of		Number of		
							clock	Bits	clock	Bits	
						000	8	8	9	8	
	BC	Numbe	r of trans	sferred bits	6	001 010	1 2	1 2	23	1 2	Write
						011	3	3	4	3	only
						100 101	4 5	4 5	5 6	4 5	
						110	6	6	7	6	
						111	7	7	8	7	
						ACK	Master	r mode	Slave		
						0	Not genera			clock pulse	
	ACK	Acknow	vledgeme	ent mode		0	pulse for ar acknowledg		for an acknowledg	ement	R/W
	non	specific	cation					clock pulse			1010
						1	for an		Count a clo	•	
							acknowledg	gement.	an acknowl	edgement.	
							DV1CK :	= 0		CK = 1	
							400.0 kHz		000: 200.0		
							222.2 kHz 117.6 kHz		001: 111.1 010: 58.8		
	SCK				SCL pin)		60.6 kHz		011: 30.3		Write only
		(ALIC =		, output of	I SOL PIII)	100:	30.7 kHz		100: 15.4		Only
						101: 110:	15.5 kHz 7.8 kHz			kHz kHz	
							Reserved		111 : Reserv		
	Note 1: f	c: High-fr	equency	clock [Hz	, *: Don't c	are			•		
					-		IO bus mode				
									as bit manipu	lation, etc.	
	Note 4: I	Jo not se	t the SCI	K frequend	cy to over 1	00 KHZ	t in the I <sup>2</sup> C bu	is mode.			
Serial Bus Inte	erface Data	Buffer R	egister								
SBIDBR	7	6	5	4	3	2	1	0			
(00021H)	L,							(Init	ial value: ***	* ****) R/W	/
			-		start from						
									data buffer an of read-mod		
		•		ulation, etc		אטטונ		Sed with any		ily-write motio	10110113
		: Don't c	•	,	-						
I <sup>2</sup> C bus Addre	es Pogisto										
i e bus Addre	7	6	5	4	3	2	1	0			
I2CAR		0		lave addre		-					
(00022H)	SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS	(Initial valu	ie: 0000 0000	)
	SA			selection							Write
	ALS		-	nition mod			ddress recog	,			only
	Note 1: I	specifi		ly register			ave address r		dify-write ins	truction such	as bit
		nanipulat		iy register			useu with di	iy or reau-mu	any-wille 115		
		•	-	to "00H" to	avoid the i	ncorrec	t response of	f acknowledg	ment in slave	mode. If "00H	" is set
						receiv	ed "01H" in	slave mode	, the device	might transr	nit the
	ä	acknowle	dgement	incorrectl	y.						

Figure 2.9.5 Serial Bus Interface Control Register A, Serial Bus Interface Data Buffer Register and  $I^2C$  Bus Address Register In The  $I^2C$  Bus Mode

Serial Bus Int		trol Register B					
SBICRB (00023H)	7 MST	6         5         4         3         2         1         0           TRX         BB         PIN         SBIM         SWRST1SWRST0         (Initial value: 0001 0000)					
	MST	Master/slave selection 0: Slave 1: Master					
	TRX	Transmitter/receiver selection         0: Receiver           1: Transmitter					
	BB	Start/stop generation         0: Generate a stop condition when MST, TRX and PIN are "1".           1: Generate a start condition when MST, TRX and PIN are "1".					
	PIN		Write only				
	SBIM	Serial bus interface operating mode selection       00: Port mode (Serial bus interface output disable)         01: Clocked synchronous 8-bit SIO mode         10: I <sup>2</sup> C bus mode         11: Reserved					
	SWRST1 SWRST0						
	Note 2: S	Switch a mode to port after confirming that the bus is free. Switch a mode to I <sup>2</sup> C bus mode or clock synchronous 8-bit SIO mode after confirming that the port is level.	high				
	Note 3: S	SBICRB has write-only register and must not be used with any of read-modify-write instructions such a	as bit				
		manipulation, etc. When the SWRST (Bit1, 0 in SBICRB) is written to "01", "10", software reset (Four machine cycles					
	T 2 0	occurred. This time, control the serial bus interface and monitor the operation status registers except the SBIM (Bit3, 2 in SBICRB) and the CHS (Bit6 in PMPXCR) are reseted. Control the serial bus interface and monitor the operation status registers are SBICRA, SBICRB, SBIDBR, I2CAR, SBISRA, SBISRB, SCCRA and SCSR.					
Serial Bus Inte SBISRA (00020H)	erface Statu	us Register A <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>2</u> <u>1</u> <u>0</u> <u>ACK</u> <u>SWR</u> <u>MON</u> (Initial value: **** ***1)					
	SWRMO	N Software reset monitor	Read only				
	*: Don't ca						
Serial Bus Inte		-					
SBISRB (00023H)	7 MST	6         5         4         3         2         1         0           TRX         BB         PIN         AL         AAS         AD0         LRB         (Initial value: 0001 0000)					
	MST	Master/Slave selection status monitor     0: Slave 1: Master					
	TRX	Transmitter/Receiver selection     0: Receiver       status monitor     1: Transmitter					
	BB	Bus status monitor 0: Bus free 1: Bus busy					
	PIN	Interrupt service requests         0: Requesting interrupt service           status monitor         1: Releasing interrupt service request	Read				
	AL		only				
	AAS Slave address match detection monitor 0: Not detect slave address match or "GENERAL CALL" 1: Detect slave address match or "GENERAL CALL"						
	AD0	"GENERAL CALL" detection     0: Not detect "GENERAL CALL"       monitor     1: Detect "GENERAL CALL"					
	LRB	Last Received bit monitor Last receive bit is "0" 1: Last receive bit is "1"					

Figure 2.9.6 Serial Bus Interface Control Register B and Serial Bus Interface

Status Register A/B in the  $I^2C$  Bus Mode

- (1) Acknowledgement mode specification
  - a. Acknowledgement mode (ACK = "1")

To set the device as an acknowledgement mode, the ACK (bit4 in SBICRA) should be set to "1". When a serial bus interface circuit is a master mode, an additional clock pulse is generated for an acknowledge signal. In a slave mode, a clock is counted for the acknowledge signal.

In the master transmitter mode, the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In the master receiver mode, the SDA pin is set to low level generation an acknowledge signal during additional clock pulse cycle.

In a slave mode, when a received slave address matches to a slave address which is set to the I2CAR or when a "GENERAL CALL" is received, the SDA pin is set to low level generating an acknowledge signal. After the matching of slave address or the detection of "GENERAL CALL", in the transmitter the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In a receiver, the SDA pin is set to low level generation an acknowledge signal during additional clock pulse cycle after the matching of slave address or the detection of "GENERAL CALL".

The Table 2.9.1 shows the SCL and SDA pins status in acknowledgement mode.

Mode		Pin	Receiver		
Master SDA Released in order		An additional clock	pulse is generated.		
		SDA	Released in order to receive and acknowledge signal.	Set to low level generating an acknowledge signal.	
	SCL		A clock is counted for the acknowledge signal.		
Slave	SDA	When slave address matches or a general call is detected	_	Set to low level generating an acknowledge signal.	
		After matching of slave address or general call	Released in order to receive an acknowledge signal.	Set to low level generating an acknowledge signal.	

Table 2.9.1 SCL and SDA Pins Status in Acknowledgement Mode

b. Non-acknowledgement mode (ACK = "0")

To set the device as a non-acknowledgement mode, the ACK should be cleared to "0". In the master mode, a clock pulse for an acknowledge signal is not generated. In the slave mode, a clock for a acknowledge signal is not counted.

(2) Number of transfer bits

The BC (bits 7 to 5 in SBICRA) is used to select a number of bits for next transmitting and receiving data.

Since the BC is cleared to "000" as a start condition, a slave address and direction bit transmissions are always executed in 8 bits. Other than these, the BC retains a specified value.

- (3) Serial clock
  - a. Clock source

The SCK (bits 2 to 0 in SBICRA) is used to select a maximum transfer frequency output from the SCL pin in the master mode.

Four or more machine cycles are required for both high and low levels of pulse width in the external clock which is input from SCL pin.

Note: Since the I<sup>2</sup>C of TMP88CS38B AND TMP88CM38B/CP38B can not be used as the Fast mode and the High Speed mode, do not set SCK as the frequency that is over 100 kHz.

This  $I^2C$  bus circuit does not support high-speed mode, it supports standard mode only. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I2C bus, such as the smallest pulse width of  $t_{LOW}$ ,




Figure 2.9.7 Clock Source

b. Clock synchronization

In the I<sup>2</sup>C bus mode, in order to drive a bus with a wired AND, a master device which pulls down a clock pulse to low will, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse.

The serial bus interface circuit has a clock synchronization function. This function ensures normal transfer even if there are two or more masters on the same bus.

The example explains clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 2.9.8 Clock Synchronization

As master 1 pulls down the SCL pin to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, master 2 resets counting a clock pulse in the high level and sets the SCL pin to the low level. Master 1 finishes counting a clock pulse in the low level at point "b" and sets the SCL pin to the high level. Since master 2 holds the SCL line of the bus at the low level, master 1 waits for counting a clock pulse in the high level. After master 2 sets a clock pulse to the high level at point "c" and detects the SCL line of the bus at the high level, master 1 starts counting a clock pulse in the high level. Then, the master, which has finished the counting a clock pulse in the high level, pulls down the SCL pin to the low level.

The clock pulse on the bus is detemined by the master device with the shortest high-level period and the master device with the longest low-level period from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the serial bus interface circuit is used with an addressing format to recognize the slave address, clear the ALS (Bit0 in I2CAR) to "0", and set the SA (Bits 7 to 1 in I2CAR) to the slave address.

When the serial bus interfac circuit is used with a free data format not to recognize the slave address, set the ALS to "1". With a free data format, the slave address and the direction bit are not recognized, and they are processed as data from immediately after start condition.

(5) Master/slave selection

To set a master device, the MST (Bit7 in SBICRB) should be set to "1". To set a slave device, the MST should be cleared to "0".

When a stop condition on the bus or an arbitration lost is detected, the MST is cleared to "0" by the hardware.

(6) Transmitter/receiver selection

To set the device as a transmitter, the TRX (Bit6 in SBICRB) should be set to "1". To set the device as a receiver, the TRX should be cleared to "0". When data with an addressing format is transferred in the slave mode, the TRX is set to "1" by a hardware if the direction bit  $(R/\overline{W})$  sent from the master device is "1", and is cleared to "0" by a hardware if the bit is "0. In the master mode, after an acknowledge signal is returned from the slave device, the TRX is cleared to "0" by a hardware if a transmitted direction bit is "1", and is set to "1" by a hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

When a stop condition on the bus or an arbitration lost is detected, the TRX is cleared to "0" by the hardware. The following table show TRX changing conditions in each mode and TRX value after changing.

Mode	Direction Bit	Conditions	TRX after Changing
Slave	"0"	A received slave address is the	"O"
mode	"1"	same value set to I2CAR	"1"
Master	"0"	ACK signal is returned	"1"
mode	"1"	ACK signal is returned	"0"

When a serial bus interface circuit operates in the free data format, a slave address and a direction bit are not recognized. They are handled as data just after generating a start condition. The TRX is not changed by a hardware. (7) Start/stop condition generation

When the BB (Bit5 in SBICRB) is "0", a slave address and a direction bit which are set to the SBIDBR are output on a bus after generating a start condition by writing "1" to the MST, TRX, BB and PIN. It is necessary to set transmitted data to the SBIDBR and set "1" to ACK beforehand.





Figure 2.9.9 Start Condition Generation and Slave Address Generation

When the BB is "1", sequence of generating a stop condition is started by writeng "1" to the MST, TRX and PIN, and "0" to the BB. Do not modify the contents of MST, TRX, BB and PIN until a stop condition is generated on a bus.



### Figure 2.9.10 Stop Condition Generation

When a stop condition is generated and the SCL line on a bus is pulled down to low level by another device, a stop condition is generated after releasing the SCL line.

The bus condition can be indicated by reading the contents of the BB (Bit5 in SBISRB). The BB is set to "1" when a start condition on a bus is detected and is cleared to "0" when a stop condition is detected.

(8) Interrupt service request and cancel

When a serial bus interface circuit is in the master mode and transferring a number of clocks set by the BC and the ACK is complete, a serial bus interface interrupt request (INTSBI) is generated.

In the slave mode, the conditions of generating INTSBI are follows:

- At the end of acknowledge signal when the received slave address matches to the value set by the I2CAR
- At the end of acknowledge signal when a "GENERAL CALL" is received
- At the end of transferring or receiving after matching of slave address or receiving of "GENRAL CALL"

When a serial bus interface interrupt request occurs, the PIN (Bit4 in SBISR) is cleared to "0". During the time that the PIN is "0", the SCL pin is pulled down to low level.

Either writing data to SBIDBR or reading data from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes  $t_{LOW}$ .

Although the PIN (Bit4 in SBICRB) can be set to "1" by the program, the PIN can not be cleared to "0" by the program.

Note: If the arbitration lost occurs, when the slave address does not match, the PIN is not cleared to "0" even thought INTSBI is generated.

(9) Serial bus interface operating mode selection

The SBIM (Bit3 and 2 in SBICRB) is used to specify a serial bus interface operation mode.

Set the SBIM to "10" in order to change a operation mode to  $I^{2}C$  bus mode. Before changing operation mode, confirm serial bus interface pins in a high level. And switch a mode to port after confirming that a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on a bus in the  $I^{2}C$  bus mode, a bus arbitration procedure is implemented in order to guarantee the contents of transferred data.

Data on the SDA line is used for bus arbitration of the  $I^{2}C$  bus.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on a bus. Master 1 and master 2 output the same data until point "a". After master 1 outputs "1" and master 2, "0", the SDA line of a bus is wired AND and the SDA line is pulled-down to the low level by master 2. When the SCL line of a bus is pulled up at point "b", the slave device reads data on the SDA line, that is data in master 2.

Data transmitted from master 1 becomes invalid. The state in master 1 is called "arbitration lost". A master device which loses arbitration releases the SDA pin and the SCL pin in order not to effect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 2.9.11 Arbitration Lost

The serial bus interface circuit compares levels of a SDA line of a bus with its those SDA pin at the rising edge of the SCL line. If the levels are unmatched, arbitration is lost and the AL (Bit3 in SBISRB) is set to "1".

When the AL is set to "1", the MST and TRX are cleared to "0" and the mode is switched to a slave receiver mode.

The AL is cleared to "0" by writing or reading data to or from the SBIDBR or writing data to the SBICRB.




Figure 2.9.12 Example of when a Serial Bus Interface Circuit is a Master B

(11) Slave address match detection monitor

In the slave mode, the AAS (Bit2 in SBISR) is set to "1" when the received data is "GENERAL CALL" or the received data matches the slave address setting by I2CAR with an address recognition mode (ALS = 0).

When a serial bus interface circuit operates in the free data format (ALS = 1), the AAS is set to "1" after receiving the first 1-word of data.

The AAS is cleared to "0" by writing data to the SBIDBR or reading data from the SBIDBR.

### (12) GENERAL CALL detection monitor

The AD0 (Bit1 in SBISR) is set to "1" when all 8-bit received data is "0" immediately after a start condition in a slave mode. The AD0 is cleared to "0" when a start or stop condition is detected on a bus.

(13) Last received bit monitor

The SDA value stored at the rising edge of the SCL is set to the LRB (Bit0 in SBISRB). In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the LRB.

### 2.9.8 Data Transfer of I<sup>2</sup>C Bus

(1) Device initialization

For initialization of device, set the ACK in SBICRA to "1" and the BC to "000". Specify the data length to 8 bits to count clocks for an acknowledge signal. Set a transfer frequency to the SCK in SBICRA.

Next, set the slave address to the SA in I2CAR and clear the ALS to "0" to set an addressing format.

After confirming that the serial bus interface pin is high level, for specifying the default setting to a slave receiver mode, clear "0" to the MST, TRX and BB in SBICRB, set "1" to the PIN, "10" to the SBIM, and "00" to bits SWRST1 and SWRST0.

- Note: The initialization of a serial bus interface circuit must be complete within the time from all devices which are connected to a bus have initialized to and device does not generate a start condition. If not, the data can not be received correctly because the other device starts transferring before an end of the initialization of a serial bus interface circuit.
- (2) Start condition and slave address generation

Confirm a bus free status (when BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR.

By writing "1" to the MST, TRX, BB and PIN, the start condition is generated on a bus and then, the slave address and the direction bit which are set to the SBIDBR are output. An INTSBI interrupt request occurs at the 9th falling edge of a SCL clock cycle, and the PIN is cleared to "0". The SCL pin is pulled down to the low level while the PIN is "0". When an interrupt request occurs the TRX changes by the hardware according to the direction bits only when an acknowledge signal is returned from the slave device.

- Note 1: Do not write a slave address to be output to the SBIDBR while data is transferred. If data is written to the SBIDBR, data to been outputting may be destroyed.
- Note 2: The bus free must be confirmed by software within 98.0  $\mu$ s (the shortest transmitting time according to the l<sup>2</sup>C bus standard) after setting of the slave address to be output. Only when the bus free is confirmed, set "1" to the MST, TRX, BB, and PIN doesn't finish within 98.0  $\mu$ s, the other masters may start the transferring and the slave address data written in SBIDBR may be broken.




Figure 2.9.13 Start Condition Generation and Slave Address Transfer

(3) 1-word data transfer

Check the MST by the INTSBI interrupt process after an 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. When the MST is "1" (Master mode)

Check the TRX and determine whether the mode is a transmitter or receiver.

1. When the TRX is "1" (Transmitter mode)

Test the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition (Described later) and terminate data transfer.

When the LRB is "0", the receiver requests next data. When the next transmitted data is other than 8 bits, set the BC, set the ACK to "1", and write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a next 1 word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, and an INTSBI interrupt request occurs. The PIN become "0" and the SCL pin is set to low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB test above.




Figure 2.9.14 Example of when BC = "000", ACK = "1"

2. When the TRX is "0" (Receiver mode)

When the next transmitted data is other than of 8 bits, set the BC again. Set the ACK to "1" and read the received data from the SBIDBR (Reading data is undefined immediately after a slave address is sent). After the data is read, the PIN becomes "1". A serial bus interface circuit outputs a serial clock pulse to the SCL to transfer next 1 word of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request occurs and the PIN becomes "0". Then a serial bus interface circuit outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.






Figure 2.9.15 Example of when BC = "000", ACK = "1"

To make the transmitter terminate transmit, clear the ACK to "0" before reading data which is 1 word before the last data to be received. A serial bus interface circuit does not generate a clock pulse for the acknowledge signal by clearing ACK. In the interrupt routine of end of transmission, when the BC is set to "001" and read the data, PIN is set to "1" and generates a clock pulse for a 1-bit data transfer. In this case, since the master device is a receiver, the SDA line on a bus keeps the high level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, generates the stop condition to terminate data transfer.





When the MST is "0" (Slave mode) b.

> In the slave mode, a serial bus interface circuit operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, the conditions of generating INTSBI are follows:

- When the received slave address matches to the value set by the I2CAR
- When a "GENERAL CALL" is received
- At the end of transferring or receiving after matching of slave address or receiving of "GENERAL CALL"

A serial bus interface circuit changes to a slave mode if arbitration is lost in the master mode. And an INTSBI interrupt request occurs when word data transfer terminates after losing arbitration. The behavior of INTSBI and PIN after losing arbitration are shown in Table 2.9.2.

Table 2.9.2	The Behavior of INTSBI and PIN after Losing Arbitration	
	5	

	When the arbitration occurs during transmission of slave address as a master	When the arbitration occurs during transmission of data as a master transmit mode	
INTSBI	INTSIB is generated at th	e terminatin of word data.	
PIN	When the slave address matches the value set by I2CAR, the PIN is cleared to "0" by generating of INTSBI. When the slave address doesn't match the value set by I2CAR, the PIN keeps "1".	PIN keeps "1".	

Check the AL (Bit3 in the SBISR), the TRX (Bit6 in the SBISR), the AAS (Bit2 in the SBISR), and the AD0 (Bit1 in the SBISR) and implements processes according to conditions listed in Table 2.9.3.

TRX	AL	AAS	AD0	Conditions	Process
1	1	1	0	A serial bus interface circuit loses arbitration when transmitting a slave address. And receives a slave address of which the value of the direction bit sent from another master is "1".	Set the number of bits in 1 word to the BC and write transmitted data to the SBIDBR.
	0	1	0	In the slave receiver mode, a serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "1".	
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Test the LRB. If the LRB is set to "1", set the PIN to "1" since the receiver does not request next data. Then, clear the TRX to "0" release the bus. If the LRB is set to "0", set the number of bits in 1 word to the BC and write transmitted data to the SBIDBR since the receiver requests next data.
0	1	1	1/0	A serial bus interface circuit loses arbitration when transmitting a slave address. And receives a slave address of which the value of the direction bit sent from another master is "0" or receives a "GENERAL CALL".	Read the SBIDBR for setting the PIN to "1" (Reading dummy data) or write "1" to the PIN.
		0	0	A serial bus interface circuit loses arbitration when transmitting a slave address or data. And terminates transferring word data.	A serial bus interface circuit is changed to slave mode. To clear AL to "0", read the SBIDBR or write the data to SBIDBR.
	0	1	1/0	In the slave receiver mode, a serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "0" or receives "GENERAL CALL".	Read the SBIDBR for setting the PIN to "1" (Reading dummy data) or write "1" to the PIN.
		0	1/0	In the slave receiver mode, a serial bus interface circuit terminates receiving of 1-word data.	Set the number of bits in 1 word to the BC and read received data from the SBIDBR.


Table 2.9.3 Operation in the Slave Mode	Table 2.9.3	Operation in the Slave Mode
---	-------------	-----------------------------

Note: In the slave mode, if the slave address set in I2CAR is "00000000B", the TRX changes to "1" by receiving the start byte data "00000001B".

(4) Stop condition generation

When the BB is "1", a sequence of generating a stop condition is started by setting "1" to the MST, TRX, and PIN, and clear "0" to the BB. Do not modify the contents of the MST, TRX, BB, PIN until a stop condition is generated on a bus.

When a SCL line on a bus is pulled down by other devices, a serial bus interface circuit generates a stop condition after they release a SCL line.





#### (5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart a serial bus interface circuit.

Clear "0" to the MST, TRX and BB and set "1" to the PIN. The SDA pin retains the high level and the SCL pin is released. Since a stop condition is not generated on a bus, a bus is assumed to be in a busy state from other devices. Test the BB until it becomes "0" to check that the SCL pin a serial bus interface circuit is released. Test the LRB until it becomes "1" to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that a bus stays in a free state, generate a start condition with procedure (2).

In order to meet setup time when restarting, take at least  $4.7 \ \mu s$  of waiting time by software from the time of restarting to confirm that a bus is free until the time to generate a start condition.

Note: When restarting after receiving in master receiver mode, because the divice doesn't send an acknowledgement as a last data, the level of SCL line can not be conrirmied by reading LRB. Therefore, confirm the status of SCL line by reading P5PRD register.




Figure 2.9.18 Timing Diagram when Restarting


# 2.9.9 Clocked-synchronous 8-Bit SIO Mode Control

The following registers are used to control the serial bus interface (SBI) and monitor the operation in the clocked-synchronous 8-bit SIO mode.

Serial Bus In SBICRA	terface Contr 7	rol Register A 6 5 4 3	2 1 0		
(00020H)		SIOINH SIOM "0"		(Initial value: 0000 *000	D)
	SIOS	Indicate transfer start/stop	0: Stop 1: Start		
	SIOINH	Continue/abort transfer	0: Continue transfer 1: Abort transfer (Automati	cally cleared after abort)	
	SIOM	Transfer mode select	<ul><li>00: 8-bit transmit mode</li><li>01: Reserved</li><li>10: 8-bit transmit/receive mode</li><li>11: 8-bit receive mode</li></ul>	ode	
	SCK	Serial clock selection (At fc = 16 MHz, Output on $\overline{SCK}$ pin)	DV1CK = 0 000: 1000.0 kHz 001: 500.0 kHz 010: 250.0 kHz 011: 125.0 kHz 100: 62.5 kHz 101: 31.2 kHz 110: 15.6 kHz 111: External clock (Input from SCK pin)	DV1CK = 1           000:         500.0 kHz           001:         250.0 kHz           010:         125.0 kHz           011:         62.5 kHz           100:         31.2 kHz           101:         15.6 kHz           110:         7.8 kHz           111:         External clock (Input from SCK pin)	Write only
Serial Bus In SBIDBR (00021H)	Note 2: C Note 3: S m terface Data 7 Note1 : T ir s	6 5 4 3 he data which was written into S ndependent in SBIDBR. Therefore, uch as bit manipulation, etc.	DINH to "1" when setting the tra annot be used with any of rea 2 1 0	d-modify-write instructions such (Initial value: **** ****) a write buffer and a read but	R/W ffer are
Note 2: *: Don't care Serial Bus Interface Control Register B					
SBICRB (00023H)	7 "0"	6 5 4 3 "0" "0" "1" s	2 1 0 SBIM SWRST1 SWRST0	(Initial value: **** 0000	))
	SBIM	Serial bus interface operation mode selection	00: Port mode (Serial bus inte 01: SIO mode 10: I <sup>2</sup> C bus mode 11: Reserved	erface output disable)	Write only
	SWRST1 SWRST0	Software reset start bit	Software reset starts by first w	riting "10" and next writing "01"	
	<ul> <li>Note 1: *: Don't care</li> <li>Note 2: Switch a mode to port after data transfer is complete.</li> <li>Note 3: Switch a mode to I<sup>2</sup>C bus mode or clock synchronous 8-bit SIO mode after confirming that the port is hig level.</li> </ul>				
	<ul> <li>Note 4: SBICRB is a write-only register and cannot be used with any of read-modify-write instructions such as bit manipulation, etc.</li> <li>Note 5: Clear bit7 to 5 in SBICRB to "0", and set bit4 to "1".</li> <li>Note 6: When the SWRST (Bit1, 0 in SBICRB) is written to "01", "10", software reset is occurred.</li> </ul>				h as bit
	T 2 C	his time, control the serial bus inter in SBICRB) and the CHS (Bit6 in F control the serial bus interface and r 2CAR, SBISRA, SBISRB, SCCRA,	face and monitor the operation PMPXCR) are reseted. nonitor the operation status reg	status registers except the SBI	
	Eiguro 2.0	9.19 Control Register/Data E	Ruffor Pogistor/Status Po	aistor in SIO Mode (1)	

Figure 2.9.19 Control Register/Data Buffer Register/Status Register in SIO Mode (1)

Serial Bus Inte SBISRA (00020H)		Register A 6543_	2 1 0 SWR MON (Initial value: **** **	*1)
	SWRMON	Software reset monitor	0: During software reset 1: – (Initial)	Read only
Serial Bus Inte SBISRB (00023H)	7	Register B 6 5 4 3 "1" "1" "1" SIOF	2 1 0 SEF "1" "1"	
	SIOF	Serial transfer operating status monitor	<ul><li>0: Transfer terminated</li><li>1: Transfer in process</li></ul>	Read
	SEF	Shift operating status monitor	<ul><li>0: Shift operation terminated</li><li>1: Shift operation in process</li></ul>	only
	Note: Set bit7 to 4, bit1 and bit0 in SBISRB to "1".			



- (1) Serial clock
  - a. Clock source

The SCK (Bits 2 to 0 in SBICRA) is used to select the following functions.

1. Internal clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the  $\overline{\text{SCK}}$  pin. The  $\overline{\text{SCK}}$  pin becomes a high level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.

	Automatic-wait function
SCK pin output	
SO pin output	$\underbrace{a_0}_{a_1} \underbrace{a_2}_{a_2} \underbrace{a_5}_{a_6} \underbrace{a_7}_{b_0} \underbrace{b_1}_{b_4} \underbrace{b_5}_{b_6} \underbrace{b_7}_{c_0} \underbrace{c_1}_{c_2} \underbrace{c_2}_{c_2} \underbrace{b_6}_{c_2} b$
Write transmitted dat	a X b X c

Figure 2.9.21 Automatic-wait Function

2. External (SCK = "111")

An external clock supplied to the  $\overline{\text{SCK}}$  pin is used as the serial clock. In order to ensure shift operation, a pulse width of at least 2-machine cycles is required for both high and low levels in the serial clock. The maximum data transfer frequency is 1MHz (fc = 16.0 MHz).




Figure 2.9.22 The Maximum Data Transfer Frequency in The External Clock Input

b. Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

1. Leading edge

Data is shifted on the leading edge of the serial clock (at a falling edge of the  $\overline{\rm SCK}$  pin input/output).

2. Trailing edge

Data is shifted on the trailing edge of the serial clock (at a rising edge of the  $\overline{\text{SCK}}$  pin input/output).




Figure 2.9.23 Shift Edge

(2) Transfer mode

The SIOM (Bits 5 and 4 in SBICRA) is used to select a transmit, receive, or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write transmit data to the SBIDBR.

After the transmit data is written, set the SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the transmit data is transferred to the shift register, the SBIDBR becomes empty. The INTSBI (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When transmit new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted.

The SO pin is "1" from the time transmission starts until the first data bit is sent. When SIOF becomes "0", the shift register is cleared. So, output of an undefined value is not prevented at the start of the next transmission.

The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program. Transmitting data is ended by cleaning the SIOS to "0" by the buffer empty interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the SIOF (Bit3 in the SBISRB) to be sensed. The SIOF is cleared to "0" when transmitting is complete. When the SIOINH is set, transmitting data stops. The SIOF turns "0".

When the external clock is used, it is also necessary to clear the SIOS to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 2.9.24 Transfer Mode




Figure 2.9.25 Transmitted Data Hold Time at End of Transmit

b. 8-bit receive mode

Set a control register to a receive mode and the SIOS to "1" for switching to a receive mode.

Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTSBI (Buffer full) interrupt request is generated to request of reading the received data. The data is read from the SBIDBR by the interrupt service program.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read from SBIDBR before next serial clock is input. If the received data is not read, further data to be received is canceled.

When the internal clock is used, the automatic wait function is executed until received data is read from SBIDBR.

The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Received data disappears if this data is not completely read before reception of the next data terminates. In this case, the next data received is read.

Receiving data is ended by clearing the SIOS to "0" by the buffer full interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set the SIOF (Bit3 in SBIDBR) to be sensed. The SIOF is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When the SIOINH is set, receiving data stops. The SIOF turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, receiving data is concluded by clearing the SIOS to "0", read the last data, and then switch the mode.




Figure 2.9.26 Receive Mode (Example: Internal clock)

c. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBIDBR. After the data is written, set the SIOS to "1" to start transmitting/receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. 8-bit data is transferred from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

When transmission starts, a value which is the same as the last bit of previously transmitted data is output from the time SIOF is set to "1" until the falling edge of  $\overline{\text{SCK}}$  occurs.

Transmitting/receiving data is ended by cleaning the SIOS to "0" by the INTSBI interrupt service program or setting the SIONH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted/received by the program, set the SIOF (bit 3 in SBISRB) to be sensed. The SIOF becomes "0" after transmitting/receiving is complete. When the SIONH is set, transmitting/receiving data stops. The SIOF turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude transmitting/receiving data by clearing the SIOS to "0", read the last data, and then switch the transfer mode.




Figure 2.9.27 Transmit/Receive Mode (Example: Internal clock)





Figure 2.9.28 Transmitted Data Hold Time at End of Transmit/Receive

# 2.10 Remote Control Signal Preprocessor/External Interrupt 3 Input Pin

The remote control signal waveform can be determined by inputting the remote control signal waveform from which the carrier wave was eliminated by the receive circuit to P30 (INT3/RXIN) pin. When the remote control signal preprocessor/external interrupt 3 pin is also used as the P30 port, set the P30 port output latch to "1". When it is not used as the remote control signal preprocessor/external interrupt 3 input pin, it can be used for normal port.



#### 2.10.1 Configuration

Figure 2.10.1 Remote Control Signal Preprocessor

### 2.10.2 Remote Control Signal Preprocessor Control

When the remote control signal preprocessor is used, operating states are controlled and monitored by the following registers. Interrupt requests also use the remote control signal preprocessor/external interrupt 3 input pin.

- Remote control receive control register 1 (RXCR1)
- Remote control receive control register 2 (RXCR2)
- Remote control receive counter register (RXCTR)
- Remote control receive data buffer register (RXDBR)
- Remote control receive status register (RXSR)

When this pin is used for the external interrupt 3 input, set EINT in RXCR1 to other than "11".

Remote Contr RXCR1	ol Receive ( 7	Control Register 1 6 5	4 3	2 1 0	
(00FE8H)	RCCI	K RPOLS	EINT	RNC (Initial value: 0000 000	0)
	RCCK	8-bit up counter s select	ource clock	00: fc/2 <sup>6</sup> (Hz) 01: fc/2 <sup>8</sup> 10: fc/2 <sup>10</sup> 11: fc/2 <sup>12</sup>	
	RPOLS	Remote control s select	ignal polarity	0: Positive 1: Negative	
	EINT	Interrupt source s	elect	00: Rising edge 01: Falling edge (at RPOLS = 0) 10: Rising/falling edge 11: 8-bit receive end	R/W
	RNC	Noise canceler no eiminating time so		001: $2^2/fc \times 7 - 1/fc$ (s) 010: $2^5/fc \times 7 - 1/fc$ 011: $2^6/fc \times 7 - 1/fc$ 100: $2^7/fc \times 7 - 1/fc$ 101: $2^8/fc \times 7 - 1/fc$ 110: $2^{10}/fc \times 7 - 1/fc$ 111: $2^{12}/fc \times 7 - 1/fc$ 000: Noise canceler disable	
Remote Contr RXCR2	Note 2: A	: High-frequency c ter reset, RPOLS dge and measurem Control Register 2 6 5	do not change th	ne set value in the receiving remote control signal. For setting i INT and RMM. 2 1 0	nterrupt
(00FE9H)	1	CRÉGA	RCS	RMCEN RMM (Initial value: 0000 000	0)
	CREGA Setting of detect time for match with 8-bit up counter upper 4 bits			Match detect time (Tth) = $16 \times CREGA/RCCK$ [s] CREGA = 0H to FH Example: CREGA = 2H, RCCK = $fc/2^6$ [Hz], at fc = $16$ MHz, DV1CK = 1 Tth = $128$ [µs]	
	RCS	8-bit up counter s	tart control	<ul><li>0: Stop and counter clear</li><li>1: Start</li></ul>	R/W
	RMCEN	Remote control s preprocesser ena	•	0: Disable 1: Enable	
	RMM	Measurement mo (Invalid when EIN		00: 01: Refer to Talbe 2.10.1 10: 11:	
	Note 2: W	eparately.	source is set f	for rising/falling edge, low and high widths are forcibly me sets to 8-bit receive end.	easured

Figure 2.10.2 Remote Control Receive Control Register 1, 2

Remote Contr RXCTR	7	6	5	4	3	2	1	0	Read only		
(00FEAH)		1	1		1			1	(Initial value: 0000 0000)	)	
Remote Contr	ol Receive I	Data Buff	er Regist	er							
RXDBR	7	6	5	4	3	2	1	0	Read only		
(00FEBH)					1			1	(Initial value: 0000 0000)		
Remote Contr	ol Pocoivo (	Status Pr	aistor								
RXSR	7	6	5	4	3	2	1	0	Read only		
(00FECH)		RBÇ	ТМ		1	OVFF	SRM	RNCM	(Initial value: 0000 *000)		
	г					·					
	RBCTM	monito	e bit cour r	iter value	)						
	OVFF	8-bit ur	counter	overflow	flag	0: No o	verflow				
	0011	o bit up	oounter	overnow	nag	1: Over	flow			Read	
	SRM		uffer regis	ster input				•	ounter < CREGA	only	
		monito	r			1: Uppe	er 4 bits c	of 8 bit up co	punter $\geq$ CREGA		
	DNCM	Remote control signal monitor after passing through noise									
	RNCM	cancele		ougn noi	se						
	*: Don't ca	re									

Figure 2.10.3 Remote Control Receive Counter Register, Data Buffer Register, Status Register

RPOLS	EINT	RMM		Measurement Mode
RPULS			Interrupt Source	
		00		
	00	10		
		11		
		01		
0	01	10		$\rightarrow $
		11		
	10	-		
	11	00	Receive end	
	11	10	Receive ena	$\rightarrow $
		00		
	00	10		
		11		
		01		
1	01	10		
		11		$\rightarrow $
	10	-		
	44	00	Dessive and	
	11	10	Receive end	

Table 2.10.1 Combination of Interrupt Source and Measurement Mode

# 2.10.3 Noise Elimination Time Setting

The remote control receive circuit has a noise canceler. By setting RNC in RXCR1, input signals shorter than the fixed time can be eliminated as noise.

RNC	Minimum S	Signal Pulse Width	Maximum Noise \	Nidth to be Eliminated
000		-		-
001	(2 <sup>5</sup> + 5)/fc	(2.31 μs)	$(2^2 \times 7 - 1)/fc$	(1.69 μs)
010	(2 <sup>8</sup> + 5)/fc	(16.31 μs)	$(2^5 \times 7 - 1)$ /fc	(13.88 μs)
011	(2 <sup>9</sup> + 5)/fc	(32.31 μs)	$(2^6 \times 7 - 1)/fc$	(27.88 μs)
100	(2 <sup>10</sup> + 5)/fc	(64.31 μs)	$(2^7 \times 7 - 1)/fc$	(55.88 μs)
101	(2 <sup>11</sup> + 5)/fc	(128.3 μs)	$(2^8 \times 7 - 1)/fc$	(111.9 μs)
110	(2 <sup>13</sup> + 5)/fc	(512.3 μs)	$(2^{10} \times 7 - 1)/fc$	(447.9 μs)
111	(2 <sup>14</sup> + 5)/fc	(1.024 ms)	$(2^{11} \times 7 - 1)/fc$	(895.9 μs)

Table 2.10.2 Noise Elimination Time Setting (fc = 16 MHz)


# 2.10.4 Operation


(1) Interrupts at rising, falling, or rising/falling edge, and measurement modes

First set EINT and RMM. Next, set RCS to "1"; the 8-bit up counter is counted up by the internal clock. After measurement, the 8-bit up counter value is saved in RXCTR. Then, the 8-bit up counter is cleared, an INT3 request is generated, and the 8-bit up counter resumes counting.

If the 8-bit up counter overflows (FFH) before measurement is completed, an INT3 request is generated and the overflow flag (OVFF) is set to "1". Then, the 8-bit up counter is cleared. An overflow can be detected by reading OVFF by the interrupt processing. To restart the 8-bit up counter, set RCS to "1".

Setting RCS to "1" zero clears OVFF.





TOSHIBA




Figure 2.10.5 Falling Edge Interrupt Timing Chart (RPOLS = 0)




Figure 2.10.6 Rising/Falling Edge Interrupt Timing Chart

(2) 8-bit receive end interrupts and measurement modes

By determining one-cycle remote control signal as one-bit data set to "0" or one-pulse width remote control signal as one-bit data set to "1", an INT3 request is generated after 8-bit data is received. When "0" is determined, this means the upper four bits in the 8-bit up counter have not reached the CREGA value. When "1" is determined, this means the upper four bits in the 8-bit up counter have reached or exceeded the CREGA value. The 8-bit up counter value is saved in RXCTR after one bit is determined. The determined data is saved, bit by bit, in RXDBR at the rising edge of the remote control signal (when RPOLS = 1, falling edge). The number of bits saved in RXDBR is counted by the receive bit counter and saved in RBCTM. RBCTM is set to "0001B" at the rising edge of the input (when RPOLS = 1, falling edge) after the INT3 request is generated.




Figure 2.10.7 Overflow Interrupt Timing Chart

# TOSHIBA




Figure 2.10.8 8-Bit Receive End Interrupt Timing Chart (PROLS = 0)

88CS38B-118

Count Clock (RCCK)	Resolution [µs]	Maximum Setting Time [ms]
00	4	1.024
01	16	4.096
10	64	16.38
11	256	65.53

Table 2.10.3 Count Clock for Remote Control Preprocessor Circuit (at fc = 16 MHz)

# 2.11 8-Bit AD Converter (ADC)

The TMP88CS38B/CM38B/CP38B has a 8-bit successive approximation type AD converter.

#### 2.11.1 Configuration

Figure 2.11.1 shows the circuit configuration of the AD converter.

The AD converter includes control registers ADCCRA and ADCCRB, conversion result registers ADCDR1 and ADCDR2, a DA converter, a sample hold circuit, a comparator, and sequential transducer circuit.

To use P5 and P6 as analog inputs, clear the output latch for P5 and P6 to "0". Also, clear the input/output control registers (P5CR1 and P6CR) to "0".




Figure 2.11.1 AD Converter (ADC)

#### 2.11.2 Control Register

The following register are used for AD converter.

- AD converter control register 1 (ADCCRA)
- AD converter control register 2 (ADCCRB)
- AD conversion result register (ADCDR1/ADCDR2)
- (1) AD converter control register 1 (ADCCRA)

ADCCRA control AD conversion start, AD operation mode select, analog input control and analog input channel select.

(2) AD converter control register 2 (ADCCRB)

ADCCRB control AD conversion time select.

- (3) AD conversion result register (ADCDR1)AD conversion result is stored after end of conversion.
- (4) AD conversion result register (ADCDR2)

For monitoring status of conversion.


Figure 2.11.2 and Figure 2.11.3 show AD converter control register.

# TOSHIBA

	7	6 5	4	3 2 1 0							
(0000EH)	ADRS	AMD	AINDS		)						
	ADRS	AD conversion st	tart	The ADRS bit is automatically cleared after starting AD conversion. During AD conversion, setting ADRS to "1" initializes the ADRS bit and resets conversion. 0: – 1: AD conversion restart 00: STOP mode 01: Software start mode 00: Trigger start mode 11: Reserved							
	AMD	AD operation mo	ode select								
	AINDS	Analog input con	itrol	0: Analog input enable 1: Analog input disable	R/W						
	SAIN	Analog input cha selection	nnel	000: select AIN0 001: select AIN1 010: select AIN2 011: select AIN3 100: select AIN4 101: select AIN5 110: - 111: -							
	Note 1: S	Select analog input	when AD co								
		• •		se disabling, the AINDS should be set to "1".							
	Note 3: E	During conversion,	do not perfo	form output instruction to maintain a precision for all of the pins.							
	A	And port near to ana	alog input, d	do not input intense signaling of change.							
	Note 4: T										
	Note 5: A	Always set bit3 in A	DCCRA to "	"0".							
		Do not set ADRS (Bit7 in ADCCRA) to "1" during AD conversion. Reset it after confirming with EOCF in ADCDR2) that the conversion is completed or after generation an interrupt signal (INTADC) (by									
	ir	nterrupt processing	routine or t	the like).							
			•	n does not accept the second and subsequent triggers after accepting th on. To restart AD conversion by a trigger, set AMD (Bits 6 and 5 in ADC							
			•	n in trigger start mode again (with AMD = "10").							
	F	Note 8: When the system enters STOP mode, AD converter control register 1 (ADCCRA) is initialized. Reset this register after the system reenters NORMAL mode. r Control Register 2									
	Control Re										
ADCCRB		•	4	2 2 1 0							
(0000FH)	<u>(</u> )	gister 2	4 "1"	<u>3 2 1 0</u> ACK (Initial value: **0* 000*)	I						
(0000FH)		6 5	4 "1"	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1	)						
(0000FH)		6 5	4 "1"	ACK       "0"       (Initial value: **0* 000*)         ACK       Conversion $DV1CK = 0$ $DV1CK = 1$ time       fc = 16 MHz       fc = 8 MHz       fc = 16 MHz							
(0000FH)		6 5	4 "1"	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1           MCK         fc = 16 MHz         fc = 8 MHz         fc = 8 MHz           000         Conversion         Conversion         Conversion							
(0000FH)		6 5	4 "1"	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1           MCK         fc = 16 MHz         fc = 8 MHz         fc = 8 MHz           000         001         Reserved							
(0000FH)	АСК	6 5	<u></u>	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1           MCK         fc = 16 MHz         fc = 8 MHz         fc = 8 MHz           000         Reserved         001         Reserved							
(0000FH)	АСК	65	<u></u>	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1           MCK         fc = 16 MHz         fc = 8 MHz         fc = 16 MHz           000         001         Reserved           010         011         156/fc         [s]							
(0000FH)	АСК	65	<u></u>	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1           March         fc = 16 MHz         fc = 8 MHz         fc = 16 MHz           000         001         Reserved           010         011         156/fc         [s]         -         19.5         -         39           100         312/fc         [s]         19.5         39.0         39         78							
(0000FH)	АСК	65	<u></u>	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1           ime         fc = 16 MHz fc = 8 MHz fc = 16 MHz fc = 8 MHz         fc = 8 MHz fc = 16 MHz fc = 8 MHz           000         001         Reserved           010         011         156/fc [s]         -         19.5         -         39           100         312/fc [s]         19.5         39.0         38         78           101         624/fc [s]         39.0         78.0         78         156	R/W						
(0000FH)	АСК	65	<u></u>	ACK         "0"         (Initial value: **0* 000*)           ACK         Conversion         DV1CK = 0         DV1CK = 1           ime         fc = 16 MHz fc = 8 MHz fc = 16 MHz fc = 8 MHz         fc = 8 MHz fc = 16 MHz fc = 8 MHz           000         001         Reserved           010         011         156/fc [s]         -         19.5         -         39           100         312/fc [s]         19.5         39.0         39         78           101         624/fc [s]         39.0         78.0         78         156           110         1248/fc [s]         78.0         -         156         -							
(0000FH)		6 5 "0" 1 AD conversion til	me select	ACK         Conversion         DV1CK = 0         DV1CK = 1           ACK         Conversion         DV1CK = 0         DV1CK = 1           fc = 16 MHz         fc = 8 MHz         fc = 16 MHz         fc = 8 MHz           000         Reserved         010         011         156/fc         [s]         -         19.5         -         39           100         312/fc         [s]         19.5         39.0         39         78           101         624/fc         [s]         78.0         -         156         -           110         1248/fc         [s]         78.0         -         156         -           111         Reserved         -         -         156         -							
(0000FH)	Note 1: E	6 5 AD conversion til	me select	ACK       "0"       (Initial value: **0* 000*)         ACK       Conversion       DV1CK = 0       DV1CK = 1         ime       fc = 16 MHz fc = 8 MHz fc = 16 MHz fc = 8 MHz       fc = 8 MHz fc = 16 MHz fc = 8 MHz         000       001       Reserved         010       011       156/fc [s]       -       19.5       -       39         100       312/fc [s]       19.5       39.0       39       78         101       624/fc [s]       39.0       78.0       78       156         110       1248/fc [s]       78.0       -       156       -         111       Reserved       -       39       -       -         above liset.       -       -       156       -       -							
(0000FH)	Note 1: E	6 5 "0" 1 AD conversion til Do not use setting e Set conversion time	me select except the al	ACK       Conversion       DV1CK = 0       DV1CK = 1         ACK       Conversion $DV1CK = 0$ $DV1CK = 1$ 000       fc = 16 MHz fc = 8 MHz fc = 16 MHz fc = 8 MHz         001       Reserved         010       011         011       156/fc [s]       -         100       312/fc [s]       19.5         101       624/fc [s]       39.0       78.0         110       1248/fc [s]       78.0       -         111       Reserved         above liset.       reference voltage (V <sub>DD</sub> ) as follows.							
(0000FH)	Note 1: E Note 2: S	$6 \qquad 5 \\ "0" \qquad 1$ $AD \text{ conversion time}$ $Do \text{ not use setting e}$ Set conversion time $V_{DD} = 4.5$	me select except the all by analog r 5 to 5.5 V (1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
(0000FH)	Note 1: E Note 2: S Note 3: A	$6 \qquad 5$ $(0)^{*} \qquad (0)^{*} \qquad (0)^{*}$ AD conversion time Do not use setting e Set conversion time $V_{DD} = 4.5$ Always set bit0 and	me select except the al by analog r 5 to 5.5 V (11 bit5 in ADC	$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
(0000FH)	Note 1: E Note 2: S Note 3: A Note 4: V	$\begin{array}{c} 6 & 5 \\ \hline & & & \\ & & \\ & & \\ \end{array}$ AD conversion time $\begin{array}{c} Do \text{ not use setting e} \\ Set conversion time \\ V_{DD} = 4.5 \\ \hline \\ Always set bit0 and \\ When a read instruction \\ \end{array}$	me select except the al by analog r 5 to 5.5 V (11 bit5 in ADC ction for AD(	$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
(0000FH)	Note 1: E Note 2: S Note 3: A Note 4: V Note 5: fu	6 5 "0" 1 AD conversion time Do not use setting e Set conversion time V <sub>DD</sub> = 4.5 Always set bit0 and When a read instructors c: High-frequency of	me select except the al by analog r 5 to 5.5 V (11 bit5 in ADC ction for ADC clock [Hz]	$\begin{array}{c c c c c c c c c c c c c c c c c c c $							

Figure 2.11.2 AD Converter Control Register

Result Re	egister								
7	6	5	4	3	2	1	0		
AD07	AD06	AD05	AD04	AD03	AD02	AD01	AD00	(Initial value: 0000 0000)	)
7	6	5	4	3	2	1	0		
		EOCF	ADBF			[		(Initial value: **00 ****)	
EOCF AD conversion end flag				0: 1:				conversion	Read
ADBF	AD co	nveersion	busy flag	0: 1:	0	•		n	only
Note 1:	The EOC	F is cleare	ed to "0" v	vhen read	ling the A	DCDR1.			
-	Therefore	e, the AD o	conversio	n result sl	nould be r	ead to AD	OCDR1 mo	re first than ADCDR2.	
Note 2:	ADBR is	set to "1" I	by starting	g AD conv	version an	d cleared	to "0" by e	end of AD conversion. Additionall	у,
/	ADBF is	cleared to	"0" by se	tting AMD	) = "00" in	ADCCR2	or entering	g to the STOP mode.	
	7 AD07 7 EOCF ADBF Note 1:	AD07 AD06 7 6  EOCF AD co ADBF AD co Note 1: The EOC Therefore Note 2: ADBR is	7     6     5       AD07     AD06     AD05       7     6     5       -     -     EOCF       EOCF     AD conversion e       ADBF     AD conveersion       Note 1:     The EOCF is cleare       Therefore, the AD e       Note 2:     ADBR is set to "1"	7       6       5       4         AD07       AD06       AD05       AD04         7       6       5       4         -7       6       5       4         -7       6       5       4         -7       6       5       4         -7       6       5       4         -       -       EOCF       ADBF         EOCF       AD conversion end flag         ADBF       AD conveersion busy flag         Note 1:       The EOCF is cleared to "0" v         Therefore, the AD conversion         Note 2:       ADBR is set to "1" by starting	7       6       5       4       3         AD07       AD06       AD05       AD04       AD03         7       6       5       4       3         -       -       EOCF       ADBF       -         EOCF       AD conversion end flag       0:       1:         ADBF       AD conveersion busy flag       0:       1:         Note 1:       The EOCF is cleared to "0" when read       Therefore, the AD conversion result shows         Note 2:       ADBR is set to "1" by starting AD conversion	7       6       5       4       3       2         AD07       AD06       AD05       AD04       AD03       AD02         7       6       5       4       3       2         -       -       EOCF       ADBF       -       -         EOCF       AD conversion end flag       0:       Under of 1:       End of 0:         ADBF       AD conveersion busy flag       0:       During at 1:       During at 1:         Note 1:       The EOCF is cleared to "0" when reading the Al Therefore, the AD conversion result should be res	7       6       5       4       3       2       1         AD07       AD06       AD05       AD04       AD03       AD02       AD01         7       6       5       4       3       2       1         -       -       EOCF       ADBF       -       1       -       1         EOCF       AD conversion end flag       0:       Under conversion 1:       End of conversion 1:       End of conversion 1:       End of conversion 1:       End of conversion 1:       During stop of AD 1:       During AD conversion 2:       During AD conversion result should be read to AD 2:       ADBR is set to "1" by starting AD conversion and cleared	7       6       5       4       3       2       1       0         AD07       AD06       AD05       AD04       AD03       AD02       AD01       AD00         7       6       5       4       3       2       1       0         -       -       EOCF       AD05       AD04       AD03       AD02       AD01       AD00         7       6       5       4       3       2       1       0         -       -       EOCF       ADBF       -       -       -       -       -         EOCF       AD conversion end flag       0:       Under conversion or before       1:       End of conversion         ADBF       AD conveersion busy flag       0:       During stop of AD conversion         Note 1:       The EOCF is cleared to "0" when reading the ADCDR1.         Therefore, the AD conversion result should be read to ADCDR1 mo         Note 2:       ADBR is set to "1" by starting AD conversion and cleared to "0" by e	7       6       5       4       3       2       1       0         AD07       AD06       AD05       AD04       AD03       AD02       AD01       AD00       (Initial value: 0000 0000)         7       6       5       4       3       2       1       0       (Initial value: 0000 0000)         7       6       5       4       3       2       1       0         -       -       EOCF       ADBF       -       -       -       (Initial value: **00 ****)         EOCF       AD conversion end flag       0:       Under conversion or before conversion       (Initial value: **00 ****)         ADBF       AD conversion end flag       0:       Under conversion       Image: Conversion         ADBF       AD conversion busy flag       0:       During stop of AD conversion       Image: Conversion         Note 1:       The EOCF is cleared to "0" when reading the ADCDR1.       Therefore, the AD conversion result should be read to ADCDR1 more first than ADCDR2.



# 2.11.3 AD Converter Operation

The high side of an analog reference voltage is applied to VDD, and the low side is applied to VSS pin. Dividing a reference voltage between VDD and VSS to the voltage corresponding to a bit by a rudder resistance and comparing it with the analog input voltage converts the AD.

Mode	Function
AD converter disable mode	AD converter stop mode. This mode is always used to change modes.
Software start mode	Single AD conversion of 1 channel which specifies input.
Trigger start mode	Single AD conversion of 1 channel which specifies input (AD8TRG) from Key-on wakeup circuit as a trigger.

Table 2.11.1 AD Converter Operation Mode

### 2.11.4 Interrupt

Interrupt request signal occur at the timing when the EOCF bit is set to "1".

#### 2.11.5 AD Converter Operation Modes

When the MCU places in the STOP mode during the AD conversion, the conversion is stopped and the ADCDR2 content becomes indefinite. After returning from the STOP mode, the EOCF and INTADC does not occur. Therefore, the AD conversion must be restarted after returning from the STOP mode.




Figure 2.11.4 AD Conversion Timing chart

(1) AD conversion in STOP mode

When the AD converter stop mode is specified during AD conversion, the AD conversion is stopped immediately. The AD conversion is not implemented, so the undefined value is not written to the AD conversion result register. The AD conversion start commands which occur is the AD converter stop mode are ignored.

This mode is automatically selected by reset.

This mode is used to change the AD converter operation mode.

(2) Single mode

When the AMD (Bit6, 5 to in ADCCRA) set to "01", the AD conversion signal mode

This mode does AD conversion of single channel, and conversion result is stored in ADCDR1. The EOCF (Bit5 in ADCDR2) is set to "1" at end of one conversion, and an interrupt request signal occurs. The EOCF is cleared to "0" by reading the AD conversion registers.

But when the AD conversion is restarted before the ADCDR is read, the EOCF is cleared to "0" and the last AD conversion result is maintained till next conversion end.

Do not set ADRS (Bit7 in ADCCRA) during AD conversion. Again set it after confirming with EOCF (Bit5 in ADCDR2) that the conversion is completed or after generating an interrupt signal (INTADC) (by the interrupt processing routine or the like).




Figure 2.11.5 Single Mode

Example: The AD conversion starts after 19.5  $\mu$ s (at fc = 16 MHz) and AIN4 pin are selected as the conversion time and the analog input channel. Confirming the EOCF, the converted value is read out, and the 8 bits data is stored to address 009EH in RAM. The operation mode is a signal mode. ;AIN SELECT LD (P5), 0000000B LD (P5CR1), 0000000B (P6), 0000000B LD LD (P6CR), 0000000B ID (ADCCRA), 00100100B Selects AIN4, selects the software start mode : LD (ADCCRB), 00011000B Selects the conversion time and the operation mode ; AD CONVERT START SET (ADCCRA). 7 ADRS = 1SLOOP: TEST (ADCCR2). 5 EOCF = 1 ? T, SLOOP JRS

(3) Trigger start mode

LD

The AD conversion of a specified single channel is executed when input (AD8TRG) from Key-on wakeup circuit is set as trigger, the conversion result is stored in the ADCDR1.

The EOCF (Bit5 in ADCDR2) is set to "1" at end of one conversion, and an interrupt request signal occurs.


It needs to be set the STOP mode by bit5 to 6 in ADCCRA before the AD conversion is executed again.


#### 2.11.6 Analog Input Voltage and AD Conversion Result

; RESULT DATA READ

(9EH), (ADCDR1)

The analog input voltage is corresponded to the 8-bit digital value converted by the AD as shown in Figure 2.11.6.





### 2.11.7 STOP Modes during AD Conversion

When standby mode (STOP mode) is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized. (ADCCRA and ADCCRB are initialized to initial value.) Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering standby mode.) When restored from standby mode, AD conversion is not automatically restarted, so it is necessary to restart AD conversion after setting ADCCRA and ADCCRB. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

#### 2.11.8 Notice of AD Converter

(1) Analog input voltage range

Voltage range of analog input (AIN0 to AIN5) must be forced from VSS to VDD. If input voltage of which out of range is forced to analog input pin, AD conversion result to unknown. Also, this cause other analog input pin unstable.

(2) I/O port with analog input

Analog input pins (AIN0 to AIN5) are also I/O port. During AD conversion using any analog input pin, don't operate other I/O port with analog input. Because, AD accuracy would be worse. Also, other electrically swinging port without analog input may cause noise to near analog input pin.

(3) Reduce to noise

Figure 2.11.7 is shown as internal equivalent circuit of analog input pin.

Increasing output impedance of analog input supply, cause noise or other non-good condition.

Therefore, output impedance of analog input supply must be less than 5 k $\Omega$ .

And we recommend to connect capacitance to analog input pin.




Figure 2.11.7 Analog Input Equivalent Circuit and Analog Input Pin

# 2.12 Key-on Wakeup

In this MCU the IDLE mode is also released by low active port inputs. The low input voltage is regulated higher than the other normal ports. Therefore the ports can be enabled by analog input level.

# 2.12.1 Configuration




Figure 2.12.1 Key-on Wakeup Control Circuit

### 2.12.2 Control

P53 to P56 and P60, P61 ports can be controlled by IDLE control register (IDLECR). It can be configured as enable/disable in one-bit unit. When those pins are used by IDLE mode release, those pins must be set input mode (P5CR1, P5, P6CR, P6, ADCCRA).

IDLE mode is controlled by system control register 2 (SYSCR2) and maskable interrupts. After the individual enable flag (EF5) is set to "1", the IDLE mode must starts. When enabled port input generates INTKWU interrupt, the IDLE mode is released. Low level input voltage in those ports is regulated to less than VDD  $\times$  0.65 (V).

IDLE port monitorring register (IDLEIN) can be used to check state of ports.

INTADEN can enable to generate AD8TRG, which is used as trigger of AD converter trigger start mode.

Noise reject circuit eliminate noise, which is less than  $24 \ \mu s$  period.

DLECR	7	6	6	5	4	3	2	1	0		
(00FD0H)	INTAD EN	1	*	IDLE5 EN	IDLE4 EN	IDLE3 EN	IDLE2 EN	IDLE1 EN	IDLE0 EN	(Initial value: 0*00 0000)	
	INTADE	ΞN	Gen	eration of	AD8TRG		0: 1:	Disable Enable			
	IDLE5E	EN	Rele	ase IDLE	mode by	KWU5	0: 1:	Disable Enable			
	IDLE4E	ΞN	Rele	ase IDLE	mode by	KWU4	0: 1:	Disable Enable			
	IDLE3E	ΞN	Rele	ase IDLE	mode by	KWU3	0: 1:	Disable Enable			Write only
	IDLE2E	ΞN	Rele	ase IDLE	mode by	KWU2	0: 1:	Disable Enable			
	IDLE1E	ĪN	Rele	ase IDLE	mode by	KWU1	-	Disable Enable			
	IDLEOE	ΞN	Rele	ase IDLE	mode by	KWU0	0: 1:	Disable Enable			
	*: Don't c	care									
DLE Port Mo	nitoring Re	egiste		Б	4	2	2	1	0		
DLEIN		egiste	er 6 *	5 IDLE5 IN	4 IDLE4 IN	3 IDLE3 IN	2 IDLE2 IN	1 IDLE1 IN	0 IDLE0 IN	(Initial value: **00 0000)	
DLEIN	nitoring Re	egiste	6 *	IDLE5	IDLE4 IN	IDLE3	IDLE2	IDLE1 IN "0" detect	IDLE0 IN	(Initial value: **00 0000)	
DLEIN	nitoring Re	egiste e	6 * Inpu	IDLE5 IN	IDLE4 IN KWU5	IDLE3	IDLE2 IN 0:	IDLE1 IN	IDLE0 IN	(Initial value: **00 0000)	
DLE Port Mo DLEIN DOFDOH)	nitoring Re 7 * IDLE51	egiste e IN	6 * Inpu Inpu	IDLE5 IN t level of	IDLE4 IN KWU5 KWU4	IDLE3	IDLE2 IN 0: 1: 0:	IDLE1 IN "0" detect "1" detect "0" detect	IDLE0 IN	(Initial value: **00 0000)	Read
DLEIN	nitoring Re 7 * IDLE5I IDLE4I	egiste e IN IN	6 * Inpu Inpu	IDLE5 IN t level of t level of	IDLE4 IN KWU5 KWU4 KWU3	IDLE3	IDLE2 IN 0: 1: 0: 1: 0:	IDLE1 IN "0" detect "1" detect "0" detect "1" detect "1" detect "0" detect "1" detect "1" detect	IDLE0 IN	(Initial value: **00 0000)	
DLEIN	nitoring Re 7 IDLE5I IDLE4I IDLE3I	egiste e IN IN IN	6 * Inpu Inpu Inpu	IDLE5 IN t level of t level of t level of	IDLE4 IN KWU5 KWU4 KWU3 KWU2	IDLE3	IDLE2 IN 0: 1: 0: 1: 0: 1: 0: 0:	IDLE1 IN "0" detect "1" detect "0" detect "0" detect "1" detect "1" detect "0" detect	IDLE0 IN	(Initial value: **00 0000)	Read

Figure 2.12.2 Key-on Wakeup Control Register

# 2.13 Pulse Width Modulation Circuit Output

The TMP88CS38B/CM38B/CP38B has four 12-bit resolution PWM output channels including two 14-bit resolution selectable and six 7-bit resolution PWM output channels.

DA converter output can easily be obtained by connecting an external low-pass filter. PWM outputs are multiplexed with general purpose I/O ports as; P40 ( $\overline{PWM0}$ ) to P47 ( $\overline{PWM7}$ ), P50 ( $\overline{PWM8}$ ), P51 ( $\overline{PWM9}$ ). PWM output is negative logic. When these ports are used PWM outputs, the corresponding bits of P4, P5 output latches and input/output control latches should be set to "1".

In STOP mode, PWM output pin keeps high-level. When operation mode is changed from STOP mode to NORMAL mode, PWM control register (PWMCR1A, PWMCR2A, PWMCR1B, PWMCR2B) are initialized.

# 2.13.1 Configuration




Figure 2.13.1 PWM Output Circuit

### 2.13.2 PWM Output Wave Form

#### (1) $\overline{PWM0}$ to $\overline{PWM1}$ Outputs

<u>PWM0</u> and <u>PWM1</u> output can be selected 12-bit or 14-bit resolution PWM outputs.

1. 12-bit resolution PWM output

When these are used as 12-bit PWM output, one period is  $T_M = 2^{13}$ /fc [s] (When DV1CK = 0) and  $T_M = 2^{14}$ /fc [s] (When DV1CK = 1) and sub period is  $T_S = T_M$ /16.

The lower 8 bits of the PWM data latch controls the low level pulse width with a cycle of TS. The lower 8 bits of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes  $n \times t_0$  [s] ( $t_0 = 2/fc$  [s] when DV1CK = 0,  $t_0 = 4/fc$  [s] when DV1CK = 1).

The upper 4 bits of the PWM data latch controls a position to output the additional pulses. When the upper 4 bits of the PWM data latch is m, the additional pulses are generated in each of m periods out of 16 periods contained in a  $T_M$  period.

The relationship between the 4-bit data and the position of TS period where the additional pulses are generated is shown in Table 2.13.1.

	Bit Positio	on of the Low	er 4 Bits of P	WMDRxH	Relative position of $T_S$ in $T_M$ period where the additional
	Bit11	Bit10	Bit9	Bit8	pulse is generated. (Number of $T_{S(I)}$ is listed)
a)	0	0	0	0	No additional pulse
b)	0	0	0	1	8
c)	0	0	1	0	4, 12
d)	0	1	0	0	2, 6, 10, 14
e)	1	0	0	0	1, 3, 5, 7, 9, 11, 13, 15

Table 2.13.1 The Addition Pulse (12-bit mode)

Note 1: The bit positions of a) to e) can be combined.

Note 2: If the low order eight bits for the PWM data latch are set to "FFH", be sure to set the high order four bits for this latch to "00H".

2. 14-bit resolution PWM output

When these are used as 14-bit PWM output, one period is  $T_M = 2^{15}/\text{fc}$  [s] (When DV1CK = 0) and  $TM = 2^{16}/\text{fc}$  [s] (When DV1CK = 1) and sub period is  $T_S = T_M/64$ .

The lower 8 bits of the PWM data latch controls the low level pulse width with a cycle of Ts. The lower 8 bits of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes  $n \times t_0$  [s] ( $t_0 = 2/fc$  [s] when DV1CK = 0,  $t_0 = 4/fc$  [s] when DV1CK = 1).

The upper 6 bits of the PWM data latch controls a position to output the additional pulses. When the upper 6 bits of the PWM data latch is m, the additional pulses are generated in each of m periods out of 64 periods contained in a  $T_M$  period.

The relationship between the 6-bit data and the position of T<sub>S</sub> period where the additional pulses are generated is shown in Table 2.13.2.

	Bit Po	osition of	the Low	er 6 Bits	of PWMI	DRxH	Relative position of $T_S$ in $T_M$ period where the additional
	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	pulse is generated. (Number of $T_{S(I)}$ is listed)
a)	0	0	0	0	0	0	No additional pulse
b)	0	0	0	0	0	1	32
c)	0	0	0	0	1	0	16, 48
d)	0	0	0	1	0	0	8, 24, 40, 56
e)	0	0	1	0	0	0	4, 12, 20, 28, 36, 44, 52, 60
f)	0	1	0	0	0	0	2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
g)	1	0	0	0	0	0	1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33,
							35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57, 59, 61, 63

Table 2.13.2 The Addition Pulse (14-bit mode)

Note 1: The bit positions of a) to g) can be combined.

Note 2: If the low order eight bits for the PWM data latch are set to "FFH", be sure to set the high order 6 bits for this latch to "00H".

#### (2) $\overline{PWM2}$ to $\overline{PWM3}$ Outputs

PWM2 and PWM3 output are 12-bit resolution PWM outputs.

One period is  $T_M = 2^{13}/\text{fc}$  [s] (When DV1CK = 0) and  $TM = 2^{14}/\text{fc}$  [s] (When DV1CK = 1) and sub period is  $T_S = T_M/16$ .

The lower 8 bits of the PWM data latch controls the low level pulse width with a cycle of Ts. The lower 8 bits of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes  $n \times t_0$  [s] ( $t_0 = 2/fc$  [s] when DV1CK = 0,  $t_0 = 4/fc$  [s] when DV1CK = 1).

The upper 4 bits of the PWM data latch controls a position to output the additional pulses. When the upper 4 bits of the PWM data latch is m, the additional pulses are generated in each of m periods out of 16 periods contained in a  $T_M$  period.

The relationship between the 4-bit data and the position of T<sub>S</sub> period where the additional pulses are generated is shown in Table 2.13.1.

#### (3) $\overline{PWM4}$ to $\overline{PMW9}$ Outputs

These are 7-bit resolution PWM outputs.

One period is  $T_N = 2^8/fc$  [s] (When DV1CK = 0) and  $T_N = 2^9/fc$  [s] (When DV1CK = 1).

The 7 bits of the PWM data latch controls the low level pulse width with a cycle of  $T_N$ . The lower 7 bits of the PWM data latch is k (k = 1 to 127), the low level pulse width with a cycle becomes  $k \times t_0$  [s] ( $t_0 = 2/fc$  [s] when DV1CK = 0,  $t_0 = 4/fc$  [s] when DV1CK = 1).

# TOSHIBA




Figure 2.13.2 PWM Output Waveform

#### 2.13.3 Control

PWM output is controlled by PWM control register (PWMCR1A, PWMCR1B, PWMCR2A, PWMCR2B) and PWM data buffer register (PWMDBR1, PWMDBR2).

PWM Control Register 1A										
PWMCR1A (00028H)	7	6 ABORT1	5 START3	4 START2	3 START1 \$	2 START0	1 RESOL 1	0 LUTION 0	(Initial value: *000 0000)	
	ABORT1 START3		Abort PW channel 3		on of	0: 0 1: P				
			Start cha	nnel 3		0: St 1: St				
	STA	ART2 Start channel 2				op PWM2				
	STA	RT1	Start cha	nnel 1			op PWM1 art PWM1			Write only
	STA	RT0	Start cha	nnel 0			art PWMC	_		
	RESOL	UTION1	TION1 Select channel 1 resolution				I-bit resol 2-bit resol	ution		
		UTION2	Select ch	annel 0 re	esolution		I-bit resol 2-bit resol			
<ul> <li>Note 1: *: Don't care</li> <li>Note 2 After set the ABORT1 to "1", the ABORT1 is cleared to "0" automatically.</li> <li>Note 3: PWMCR1A is write-only register and cannot be used with any of the read-modify-write instructions s as SET, CLR, etc.</li> </ul>								such		
PWM Control	-		_		_	_				
PWMCR1B (00029H)	7	6	5	4	3	2 PWM	1 CHS1	0 PWMHL	(Initial value: **** *000)	
	PWM	CHS1	Select the 12-bit PW		ita latch of el	01: C 10: C	nannel 0 nannel 1 nannel 2 nannel 3			Write only
	PW	MHL	Select up transfer b		0: Lo 1: U					
				e-only regi	ster and ca	annot be	used with	any of the	read-modify-write instructions	such
PWM Data Bu	-									
PWMDBR1 (0002AH)	7	6	5	4	3	2	1	0	Write only (Initial value: 0000 0000)	
	<ul> <li>Note 1: PWMDBR1 is write-only register and cannot be used with any of the read-modify-write instructions su as SET, CLR, etc.</li> <li>Note 2: When operation mode is changed from STOP mode to NORMAL mode, PWMCR1A, PWMCR1B are initialized.</li> </ul>									

Figure 2.13.3 PWM Control Register 1A/1B and PWM Data Buffer Register 1

	Register	2A											
PWMCR2A	7	6	5	4	3	2	1	0	(1-14-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-				
(00FF5H)	– ABORT2		START9	START8	START7	START	5 START5	START4	(Initial value: *000 0000)				
ABORT2 START9		ORT2	Abort PW channel 9	•	ion of	0: Operation 1: PWM abort							
		Start char	nel 9		0: Stop PWM9 1: Start PWM9								
	START8		Start char	nel 8		0: Stop PWM8 1: Start PWM8							
	STA	RT7	Start char	nel 7		0: \$	Stop PWM7 Start PWM7	7		Write only			
	STA	RT6	Start char	nnel 6		0: 5	Stop PWM	5					
	STA	ART5	Start char	nel 5		0: 5	Stop PWM	5					
	STA	ART4	Start char	nnel 4		0: 5	Start PWM Stop PWM Start PWM	Ī					
PWM Control F	Register	as SET, 2B	CLR, etc.					-	read-modify-write instructions				
PWMCR2B	Register 2B 7 6		5 4 3			2 1 0 PWMCHS2 (Initial value: **** *000)							
(00FF6H)		;	L				1	1					
						000:	Chan						
						001: 010:	Chan Chan						
			Soloot the					nein					
	PWM	CHS2	Select the PWM data latch of 7-bit PWM channel			011.				\\/rite			
	PVVIVICH52	7-bit PWN				Chan	nel 7		Write only				
			7-bit PWN			011: 100: 101:	Chan Chan	nel 7 nel 8		Write only			
			7-bit PWN			100:	Chan Chan	nel 7 nel 8 nel 9					
			7-bit PWN			100: 101:	Chan Chan Chan	nel 7 nel 8 nel 9 rved					
		*: Don't PWMCR SET, CL	care :2B is write	1 channe	1	100: 101: 110: 111:	Chan Chan Chan Rese Rese	nel 7 nel 8 nel 9 rved rved	ead-modify-write instructions s	only			
	Note 2:	PWMCR SET, CL	care :2B is write	1 channe	1	100: 101: 110: 111:	Chan Chan Chan Rese Rese	nel 7 nel 8 nel 9 rved rved	ead-modify-write instructions s	only			
WM Data Buf	Note 2:	PWMCR SET, CL	care :2B is write	1 channe	1	100: 101: 110: 111:	Chan Chan Chan Rese Rese	nel 7 nel 8 nel 9 rved rved	ead-modify-write instructions s Write only (Initial value: *000 0000)	only			
WM Data Buf	Note 2: ffer Regis	PWMCR SET, CL ster 2	care 2B is write R, etc.	1 channe	i	100: 101: 110: 111:	Chan Chan Chan Rese Rese	nel 7 nel 8 nel 9 rved rved any of the r	Write only	only			
WM Data Buf PWMDBR2 (00FF7H)	Note 2: ffer Regis	PWMCR SET, CL ster 2	care 2B is write R, etc. 5	1 channe	i	100: 101: 110: 111:	Chan Chan Chan Rese Rese	nel 7 nel 8 nel 9 rved rved any of the r	Write only	only			
WM Data Buf PWMDBR2 (00FF7H)	Note 2: ffer Regis 7 Note 1:	PWMCR SET, CL ster 2 6 *: Don't	care 2B is write R, etc. 5 care	-only reg	ister and ca	100: 101: 110: 111: annot be	Chan Chan Chan Rese Rese e used with	nel 7 nel 8 nel 9 rved rved any of the r	Write only (Initial value: *000 0000)	such as			
WM Data Buf PWMDBR2 (00FF7H)	Note 2: ffer Regis 7 Note 1:	PWMCR SET, CL ster 2 6 *: Don't	care 2B is write R, etc. 5 care R2 is write	-only reg	ister and ca	100: 101: 110: 111: annot be	Chan Chan Chan Rese Rese e used with	nel 7 nel 8 nel 9 rved rved any of the r	Write only	such as			

Figure 2.13.4 PWM Control Register 2A/2B and PWM Data Buffer Register 2

# TOSHIBA

CGCR (00030H)	ter Control Register 7 6 5 4 3 2 1 0 "0" "0" DV1CK "0" "0" "0" "0" "0" (Initial va								] (Initial value: 0000 0000)			
	DV1CK Select of input clock to 1st divider						0: fc/4 1: fc/8					
	Note 1: *: Don't care Note 2: The all bits except DV1CK are cleared to "0".											

Figure 2.13.5 DIVIDER Control Register

(1) Internal counter

The internal counter of PWM outputs is a free running counter. The all bits of counter are set to "1" and are not counted up at one of the following conditions.

- 1. During reset
- 2. The operation mode is changed to STOP mode.
- 3. Setting ABORTx (x: 1, 2) to "1".
- 4. The START3 to 0 are "0" in 12-bit PWM outputs. The START9 to 4 are "0" in 7-bit PWM outputs.
- 5. The lower 8-bit of PWM data latch in 12-bit PWM outputs is "00H". The PWM data latch in 7-bit PWM outputs is "00H".
- (2) Outputs control and programming of PWM data

The PWM outputs are fixed to a high-level immediately when the ABORTx (x: 1, 2) is set to "1". The PWM outputs starts the operation when the STARTx (x: 0 to 9) is set to "1".

The data from the transfer buffer to a PWM data latch is transferred when the all bits of internal counter are set to "1". Therefore, the data is transferred to a PWM data latch immediately when the internal counter is initialized. And the data is transferred to a PWM data latch at the beginning of the next cycle when all bits of the internal counter are not set to "1".

The sequence of writing the output data to PWM data latches is shown as follows;

- 1.  $\overline{\text{PWM0}}$  to  $\overline{\text{PWM1}}$ 
  - a) Write the channel number of PWM data latch to PWMCHS1 (Bit2 and 1 in PWMCR1B) and clear PWMHL (Bit0 in PWMCR1B) to "0".
  - b) Write the lower 8-bit PWM output data to PWMDBR1.
  - c) Write the channel number of PWM data latch to PWMCHS1 and set PWMHL to "1".
  - d) Write the upper 4-bit or 6-bit PWM output data to PWMDBR1.
  - e) Select the resolution of PWM output to RESOLUTIONx (x: 0, 1) (Bit0 and 1 in PWMCR1A) and set STARTx (x: 0, 1) (Bit2 and 3 in PWMCR1B) to "1".
  - Note: PWM output data must be write to PWMDBR1 in the order of the lower 8-bit PWM output data, the upper 4-bit (or 6-bit) PWM output data. If the upper 4-bit (or 6-bit) PWM output data is write to PWMDBR1, the lower 8-bit PWM output data is not changed (except when lower 8-bit PWM output data is "00H").

- 2.  $\overline{PWM2}$  to  $\overline{PWM3}$ 
  - a) Write the channel number of PWM data latch to PWMCHS1 and clear PWMHL to "0".
  - b) Write the lower 8-bit PWM output data to PWMDBR1.
  - c) Write the channel number of PWM data latch to PWMCHS1 and set PWMHL to "1".
  - d) Write the upper 4-bit PWM output data to PWMDBR1.
  - e) Set STARTx (x: 2, 3) to "1".




Figure 2.13.6 Waveform of PWM0 to PWM3

Note: PWM output data must be write to PWMDBR1 in the order of the lower 8-bit PWM output data, the upper 4-bit (or 6-bit) PWM output data. If the upper 4-bit (or 6-bit) PWM output data is write to PWMDBR1, the lower 8-bit PWM output data is not changed (except when lower 8-bit PWM output data is "00H").

- 3.  $\overline{PWM4}$  to  $\overline{PWM9}$ 
  - a) Write the channel number of PWM data latch to PWMCHS2.
  - b) Write the lower 7-bit PWM output data to PWMDBR2.
  - c) Set STARTx (x: 4 to 9) to "1".




Figure 2.13.7 Waveform of PWM4 to PWM9

Example: at fc = 16 MHz, DV1CK = 0

 $\label{eq:pwm0} \overline{\mathsf{PWM0}} \ \ \mbox{pin outputs a 14-bit resolution PWM wave form with a low level of 32 $\mu$s width and no additional pulse.} \\ \overline{\mathsf{PWM1}} \ \ \mbox{pin outputs a 12-bit resolution PWM wave form with a low level of 16 $\mu$s width and no additional pulse.} \\ \overline{\mathsf{PWM4}} \ \ \mbox{pin outputs a PWM wave form with a low level of 8 $\mu$s width.} \\ \hline$ 

LD	(CGCR), 00H	;	DV1CK = 0
LD LD LD LD	(PWMCR1B), 00H (PWMDBR1), 80H (PWMCR1B), 01H (PWMDBR1), 00H (PWMCR1B), 02H	, , , ,	Select the lower 8 bits of $\overline{\text{PWM0}}$ output data latch 32 $\mu$ s ÷ 4/fc = 80H Select the upper 6 bits of $\overline{\text{PWM0}}$ output data latch No additional pulse = 00H Select the lower 8 bits of $\overline{\text{PWM0}}$ output data latch
LD LD LD LD	(PWMDR1B), 02H (PWMDR1), 40H (PWMCR1B), 03H (PWMDR1), 01H (PWMCR1A), 0DH	, , , ,	Select the lower s bits of PWM0 output data latch 16 $\mu$ s ÷ 4/fc = 40H Select the upper 4 bits of PWM0 output data latch Additional pulse (Ts <sub>(8)</sub> ) = 01H Start PWM0 and PWM1, PWM0 : 14-bit resolution, PWM1 : 12-bit resolution
LD LD LD	(PWMCR2B), 00H (PWMDBR2), 20H (PWMCR2A), 01H	; ; ;	Select $\overline{PWM4}$ output data latch 8 $\mu$ s ÷ 2/fc = 20H Start $\overline{PWM4}$

# 2.14 Test Video Signal Output for Adjusting TV Screen

The TMP88CS38B/CM38B/CP38B has a built-in video signal output circuit to output necessary signal for TV screen adjustment.

Picture pattern	:	Total eight types, monochromatic inversion po	c inversion possible			
Output format	:	Three states (H, L, High-Z) output				
		Comp.sync duration time	L output			
		Black level/pedestal duration time	High-Z output			
		White level duration time	H output			

# 2.14.1 Configuration




Figure 2.14.1 Test Video Signal Output Circuit

### 2.14.2 Control

The test video signal output circuit can be controlled with the test video signal control register.

TVSCR (00FE6H)	SGEN SC	WBLK SGPAL	SGIV	SGCHS	"0" SGPAT "0" (Initial value: 0000 0000)						
	SGEN	SG function s	election		0:	Disable					
					1:	Enable					
	SGVBLK	Picuture sign	al for VBL	K duration	0:	Output					
		time	time								
	SGPAL	PAL/NTSC se	election		0:	NTSC					
					1:	1: PAL					
	SGIV	Pattern mono	chromatic i	inversion	0:	No inversio	n		]		
						1: Inversion					
	SGCHS	OSD synchronous signal selection				0: Port					
					1: Pseudo signal circuit						
	SGPAT	Display patter	splay pattern			000: Black on the whole screen					
					001: White on the whole screen						
						010:Cross hatch					
					011:Cross dot pattern						
							100: Cross bar				
					101	1:White on th	e upper s	ide/black on the lower side			
					110:H signal pattern						
					111:H resolution pattern						
	Note 1: Te	st video signal o	output funct	tion does w	ork co	orrectly when	fc is not	16 MHz.			
	Note 2: Cl	ear the bit2 and	h:40 of T\/C			-					

Figure 2.14.2 Test Video Signal Control Register


# 2.14.3 Functions

Video signal output is to generate monochromatic picture signal output to take easily the necessary tests such as TV screen white adjustment and screen distortion amplitude adjustment implemented on the final manufacturing process of a TV receiver set.

Display Pattern	TV Screen	
000 (Black on the whole surface)		
001 (White on the whole surface)		
010 (Cross hatch)		
011 (Cross dot)		
100 (Cross bar)		
101 (White on the upper side/ black on the lower side)		
110 (H signal pattern)		
111 (H resolution pattern)		

Table 2.14.1 Display Pattern and TV Screen

There are three states of the output to generate picture signal with the external circuit of the resistance divided voltage.



# 2.15 On-screen Display (OSD) Circuit

The TMP88CS38B/CM38B/CP38B features a built-in on-screen display circuit used to display characters and symbols on the TV screen. There are 384 characters and any characters can be displayed in an area of 32 columns  $\times$  12 lines (Include 2 columns for solid space). With an OSD interrupt, additional lines can be displayed. The functions of the OSD circuit meet the requirements of on-screen display functions of closed caption decoders based on FCC standards. OSD circuit functions are as follows:

- (1) Number of character fonts: 384
- (2) Number of display characters: 384 (32 columns × 12 lines)
- (3) Composition of character: Horizontal 16 × vertical 18 dots
- (4) Character sizes: 3 kinds for large, middle and small characters

(Selectable line by line)

(5) Character ornamentation function

Fringing function Smoothing function Slant function (Italics) Blinking function

#### Underline

- (6) Solid space
- (7) Area plane function: 2 planes
- (8) Full-raster blanking function

(9)	Display colors	Character colors:	8 or 15 colors (Selectable character by character)	1
		Fringe color:	8 or 15 colors (Selectable page by page)	
		Background color	8 or 15 colors (Selectable page by page)	
		Area plane color:	8 or 15 colors (Selectable each of 2 planes)	
		Raster color:	8 or 15 colors (Selectable page by page)	
(10)	Display position:	256 horizontal ste	eps and 512 vertical steps for code plane	
	:	512 horizontal ste	eps and 512 vertical steps for area plane	

- (11) Window function: 512 vertical steps
- (12) Half transparency output function

The TMP88CS38B/CM38B/CP38B outputs OSD through 3 planes; code, area, and raster. 3 planes function independently. In addition, they are displayed simultaneously. There is the priority among these 3 planes, so they are displayed on a screen according to the priority.

These 3 planes have the priority such as

Code > Area > Raster.

1. Code plane

OSD character is displayed on the code plane.

The code plane consists of 32 characters  $\times$  1 row and a total of 12 planes. The 12 planes have the priority such as code 1 > code 2 > ... > code 11 > code 12.

On the code plane, characters of  $16 \times 18$  dots is displayed. These fonts are called characters, and read from character ROM and display memory through the character code on the display memory.

2. Area plane

The area on a screen is displayed on the area plane.

The area plane can display 2 square areas of any size by specifying coordinates. The 2 planes have the priority such as area plane 1 > area plane 2.






Figure 2.15.1 OSD Circuit

# 2.15.2 Character ROM and Display Memory

# (1) Character ROM

The character ROM contains 384 character fonts. The user can set fonts as desired. The character ROM consists of 384 characters in  $16 \times 18$  dots (Character codes 000H to 17FH). Each dot corresponds to one bit in the character ROM. When a bit in the character ROM is set to "1", the corresponding dot is displayed; if set to "0", the dot is not displayed. The start address in the character ROM corresponding to a character code is determined by the following expression:

Start address in character  $ROM = CRA \times 40H + 20000H$ 

Since character code 000H is used as blank character, the character font for this character code cannot be changed. Write "0" in the data of character code 000H.

Write the data "FFH" to all unused address (5th bit of an address is "1" and also the lower 4 bits of an address are 2H to FH) in character ROM.

Figure 2.15.2 (a) shows an example of the character font configuration for the character code  $000_{\text{H}}$  and  $00_{1\text{H}}$ , together with the ROM addresses and data.

Figure 2.15.2 (b) shows the character ROM dump list for these 2 character fonts.

Note 1: CRA: Character code (000H to 17FH).

Note 2: A data can not be read from character ROM by software.

Note 3: When ordering a mask, load the data to character ROM at addresses 20000H to 25FFFH.

And the data in unused are of character ROM are must be specified to FFH.




Figure 2.15.2 Character Font Configuration and ROM Dump List

(2) Display memory

Each character of the 384 characters displayed in 32 columns  $\times$  12 lines consists of 16 bits in the display memory. Five data items are written to the display memory: Character code, color data, blinking specification, underline enable, and slant enable.

There are two modes for writing display data to the display memory. One mode is used for writing all display data (Character code, color data, blinking specification, underline enable, and slant enable) simultaneously. The other mode is used for changing either character codes or the remaining data items (Color data, blinking specification, underline enable, and slant enable). How to write display data to the display memory is described in section 2.15.5.7 (1).

Note: The display memory is in an unknown state at reset.

Display memory configuration

- Character code specification register (9 bits).... CRA8 to CRA0
- Color data specification register (4 bits)......IDT/RDT/GDT/BDT
- Blinking specification register (1 bit) ..... BLF
- Underline enable register (1 bit)..... EUL
- Slant enable register (1 bit)......SLNT




Figure 2.15.3 Display Memory Bit Configuration

	<u> </u>	_	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
1	000	001	002	003	004	005	006	007	800	009	00A	00B	00C	00D	00E	00F	010	011	012	013	014	015	016	017	018	019	01A	01B	01C	01D	01E	01F
2	020	021	022	023	024	025	026	027	028	029	02A	02B	02C	02D	02E	02F	030	031	032	033	034	035	036	037	038	039	03A	03B	03C	03D	03E	03F
3	040																															
4	060									1			/																			
5	080													/	/																	
6	0A0															/																
7	0C0																Ϊ															
8	0E0																,	Ζ														
9	100																		/	_												
10	120																			/	/											
11	140																							1		\						
12	160																															17F

Figure 2.15.4 Display Memory Address Configuration

# 2.15.3 OSD Circuit Control

The OSD circuit performs control functions using the OSD control registers which reside in addresses 0001DH to 0001FH and 00024H to 00025H in the special function registers (SFR), and in addresses 0F80H to 0FBFH in the data buffer register (DBR). Section 2.15.5.9 shows the OSD control registers. The OSD control registers are used to set display start position, display character designs (that is, fringing, smoothing, color data, character size, and etc.), display memory addresses, and character codes.

Setting the display on-off control bit, DON, (Bit0 in ORDON) to "1" enables display (Starts display). Setting DON to "0" disables display (Halts display).

Note: The contents of OSD control registers except PIDS, P67S to P64S are initialized in STOP mode.

# 2.15.4 OSD Control Register Write

There are lists of the OSD control registers on Table 2.15.5.10 and Table 2.15.5.11.

When data is written into a shaded register, the data is transferred to the OSD circuit, and then the data becomes valid. After data is written into an unshaded register, the data is transferred to the OSD circuit, and then the data becomes valid.

To transfer the contents of a control register to the OSD circuit, use data transfer request register RGWR (Bit2 in ORDON).

Setting "1" in the RGWR register outputs the transfer request signal to the OSD circuit. Three instruction cycles later, transfer of the written data to the OSD circuit starts. While the data is being transferred, data transfer status monitoring flag RGWR (Bit2 in ORDON) is "1". When this transfer is completed, the flag is cleared to "0".

Written data transfer register (1 bit) .... RGWR (Bit2 in ORDON)

"0" ...... Initialized state

"1" Transfers written data to OSD circuit.

(After transfer, RGWR is reset to 0.)

Note: Don't write "0" to RGWR.

(1) RGWR system




Figure 2.15.5 RGWR System

- (2) Transfer timing
  - 1. No display area

When having set RGWR to "1" during no display area, the timing OSD register can be transferred is at the falling edge of  $\overline{\text{HD}}$  signal.




Figure 2.15.6 Data Transfer Timing in No Display Area

2. Display area (including any lines specified as display off by character size)

When having set RGWR to "1" during display area, the timing OSD register can be transferred is at the falling edge of  $\overline{\text{HD}}$  signal when the display line has been finished.




Figure 2.15.7 Data Transfer Timing in Display Area

## 2.15.5 OSD Function

2.15.5.1 Signal Control (Port I/O)

(1) P6 port output select function

This function is used to select whether the contents of port P57, P67 to P64 will be output or I, R, G, B, Y/BL signals of the OSD circuit will be output on pins P57, P67 to P64.

P57 port output select registers (1 bit): PIDS (Bit3 in ORP6S)

	PIDS = 0	PIDS = 1		
P57		Port		

P67 to P64 port output select registers (4 bits): P67S, P66S, P65S, P64S, (Bit7 to 4 in ORP6S)

	P6nS = 0	P6nS = 1
P64	R	
P65	G	Port
P66	В	FOIL
P67	Y/BL	

(2) OSD pin output polarity control function

This function is used to select the polarity of the OSD outputs for RGB, I and Y/BL.

Output polarity control register (4 bits) ...... BLIV, YIV, RGBIV, IIV (Bit3 to 0 in ORIV)

"0"	 Active high
"1"	 Active low

(3) OSD pin input polarity control

Input polarity control

Input polarity control register of RIN/GIN/BIN/Y/BLIN (2 bits)

For Y/BLIN ...... YBLII (Bit5 in ORIV)

For RIN, GIN, and BIN ..... RGBII (Bit4 in ORIV)

Input polarity control

YBLII,	
RGBII	
"0"	 Active high
"1"	 Active low

Input polarity control register of  $\overline{\text{HD}} / \overline{\text{VD}}$  (2 bits)

For  $\overline{\text{VD}}$  ......VDPOL (Bit7 in ORIV)

For HD ......HDPOL (Bit6 in ORIV)

Input polarity control

VDPOL, HDPOL

"0"	 Not invert input signal
"1"	 Invert input signal




Figure 2.15.8 VD / HD input and VDPOL/HDPOL

(4) Y/BL signal select function

This function is used to select either Y or BL signal output from the Y/BL pin.

Y/BL signal select register (1 bit).......YBLCS (Bit7 in ORP6S)

"0"		Y signal output
"1"		BL signal output
Y signa	1	. Output in all OSD areas (Logical OR for R, G, B data
		as character data, fringing data, area data, etc.)
BL sign	al	.When EXBL is "0":
		Output in all display character areas
		(except for character code 000H: Blank character)
		When EXBL is "1":
		Output in the whole page

(5) I signal function select

When PISEL (Bit6 in ORETC) is set to "1" and PIDS (Bit3 in ORP6S) is set to "0", Port 57 (I pin) can be used as half transparency/half tone through an extra circuit.

At half transparency/half tone function, contents of IDT (Bit3 in ORDSN) is make no sense. Therefore character color are limited to 8 colors.

Similarly background color, fringing color, raster plane color and area plane color are limited to 8 colors.

When PISEL (Bit6 in ORETC) sets to "0" and, PIDS (Bit3 in ORP6S) set to "0", 15 colors to be selectable.

(6) R, G, B, Y/BL Internal/external signal select.

Selects either R, G, B, and Y/BL signals from the internal OSD circuit, or RIN, GIN, BIN, and Y/BLIN signals from external input.

R, G, B, Y/BL signal select registers (2 bits)...... MPXS1/MPXS0  $\,$ 

(Bits 1 and 0 in ORP6S)

"00"	Simultaneous output (Signal from the OSD circuit has higher priority.)		uit
"01"	Output of signal from internal OSD circuit	(	
"10"	Output of signal from external input	(	
"11"	Simultaneous output (External input signal has higher priority.)		nas

## 2.15.5.2 OSD Data Output Format Control

(1) Scan mode

The double scan mode is used to handle non-interlaced scanning TV. When double scan mode is enabled, the vertical display counter increases every 2 scan lines and a vertical size of a dot is double. This function is enabled by setting VDSMD (Bit7 in ORETC) in the OSD control register to "1".

Scan mode select register (1 bit)......VDSMD (Bit7 in ORETC)

.0.	 Normal mode
"1"	 Double scan mode

- Note 1: The data written to those control register is transferred to the OSD circuit and become valid when the data is written.
- Note 2: When OSD circuit is used on an interlace scanning TV, a jitter elimination circuit must be enabled and set AFLD to "1" in JECR.

10010 2:10:0								
	Normal Mode	Double Scan Mode						
Specification unit of vertical display start position	One scanning line	Two scanning lines						
1 dot height	_	Normal mode height × 2						

Table 2 15 5 1 The Difference of 2 Types of Scan Mode




Figure 2.15.9 Scan Mode

- 2.15.5.3 Display Position Control
  - (1) Code display position setting
  - 1. Horizontal display start position

The horizontal display start position can be set in 256 steps by writing to OSD control registers HS17 to HS10 (Bit7 to 0 in ORHS1). The value is in common with all lines.

Specification unit: 2 TOSC

Specification steps: 256

Specification horizontal display start position: Line 1 to 12: HS17 to HS10 (ORHS1)

 $HS1 = (HS17 \text{ to } HS10) H \times 2T_{OSC} + 20T_{OSC} (Line1 \text{ to } 12)$ 

Note 1: TOSC: One cycle of OSD oscillation.

- Note 2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (Bit2 in ORDON) to "1".
- 2. Vertical display start position

The vertical display start position can be specified for each display line using 512 steps by writing to VSn8 to VSn0 (in ORVSn (n: 1 to 12)).

Specification unit: 1 scan line

Specification steps: 512

Specification vertical display start position:

Line1: VS18 to VS10 (ORVS 1)

Line2: VS28 to VS20 (ORVS 2)

Line12: VS128 to VS120 (ORVS 12)


Line n: VSn = (VSn8 to VSn0)  $H \times 1THD$  (n: 1 to 12)

Note 1: THD: One cycle of  $\overline{\text{HD}}$  signal.

- Note 2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (Bit2 in ORDON) to "1".
- Note 3: If display lines are overlapped each other, previous display line is enabled and next line is disabled. If vertical display start positions of two or more lines are set on same value, high priority line is enabled. Lines of OSD (VS1 to VS12) are fixed priority levels as follows:

VS1 > VS2 > VS3 > ...... > VS12

Set the vertical display start position not to overlap display lines.



Occasion of overlapping

- Note 4: The line which is displayed off is managed as a small size character line.
- Note 5: Transfer the contents of vertical display start position registers into OSD circuit before the position of the scanning line coincides with their own vertical display start position.
- (2) Area display position setting

The planes have the priority such as Code plane > Area plane 1 > Area plane 2 > Raster plane.

1. Horizontal display start and end position

The horizontal display start position can be set in 512 steps by writing to OSD control registers AHSn8 to AHSn0 (Bit8 to 0 in ORAHSn). And also display stop position is correspond to AHEn8 to AHEn0 (Bit8 to 0 in ORAHEn). (n: 1 to 2)

Horizontal display start position

 $AHSn = (AHSn8 \text{ to } AHSn0)_H \times 2T_{OSC}$ 

Horizontal display end position

 $AHEn = (AHEn8 \text{ to } AHEn0)_{H} \times 2T_{OSC}$ 

- Note 1: T<sub>OSC</sub>: One cycle of OSD oscillation.
- Note 2: If the horizontal display start position for characters is the same as that for areas, the two positions are not displayed at the same time. The horizontal display start position for characters is displayed 16  $T_{OSC}$  (Corresponding to a register value of 8) later than that for areas.

2. Vertical display start and end position

The vertical display start position can be set in 512 steps by writing to OSD control registers AVSn8to AVSn0 (Bit8 to 0 ORAVSn). And also display stop position is correspond to AVEn8 to AVEn0 (Bit8 to 0 in ORAVEn). (n: 1 to 2)

Vertical display start position

 $AVSn = (AVSn8 \text{ to } AVSn0) H \times THD$ 

Vertical display end position

AVEn = (AVEn8 to AVEn0)  $H \times THD$ 

Note:  $T_{HD}$ : One cycle of  $\overline{HD}$  signal.




Figure 2.15.10 TV Scan Image

## 2.15.5.4 Character Ornamentation Control

(1) Character sizes

Character size can be selected line by line from 3 sizes. And display on/off also can be set line by line. Small, middle and large character size and display on/off can be set with OSD control registers CSn (n: 1 to 12, ORCS4, ORCS8, ORCS12) in the OSD control registers.

Character sizes: 3 sizes (Small, middle and large)

Character size and display on/off specification unit: Line

Character size select/display on/off register (2 bits  $\times$  12)

Line 1: CS1 Line 2: CS2 : : Line 12: CS12

Table 2.15.5.2 Character Size and Display On/Off Specifications (n: 1 to 12)

CSn (Upper bit)	CSn (Lower bit)	Character Size	Display On/Off
1	1	Small	On
1	0	Middle	On
0	1	Large	On
0	0	-	Off

- Note 1: The display off line operates like the width of small character size line thought the character is not displayed.
- Note 2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (Bit2 in ORDON) to "1".
- Note 3: When OSD circuit is used on an interlace scanning TV, a jitter elimination circuit must be enabled and set AFLD to "1" in JECR.
- Note 4: When VDSMD and AFLD are "0", only character of even display dot is displayed. (Refer to 2.16 a jitter elimination circuit.)

VDSN			1D = 0 (Normal	mode)	VDSMD = 1 (Double scan mode)			
			Character Size			Character Size		
		Dot Size	EFRn = 0 (Fringe off)	EFRn = 1 (Fringe on)	Dot Size	EFRn = 0 (Fringe off)	EFRn = 1 (Fringe on)	
EULAn = 0	Small	$1T_{OSC}  imes 0.5T_{HD}$	$16T_{OSC}  imes 9T_{HD}$	$16T_{OSC} \times 11T_{HD}$	$1T_{OSC} \times 1T_{HD}$	$16T_{OSC}  imes 18T_{HD}$	$16T_{OSC} \times 20T_{HD}$	
(Underline	Middle	$2T_{OSC} \times 1T_{HD}$	$32T_{OSC}\times18T_{HD}$	$32T_{OSC} \times 20T_{HD}$	$2T_{OSC} \times 2T_{HD}$	$32T_{OSC}\times 36T_{HD}$	$32T_{OSC} \times 40T_{HD}$	
off)	Large	$4T_{OSC} \times 2T_{HD}$	$64T_{OSC} \times 36T_{HD}$	$64T_{OSC} \times 40T_{HD}$	$4T_{OSC} \times 4T_{HD}$	$64T_{OSC} \times 72T_{HD}$	$64T_{OSC} \times 80T_{HD}$	
EULAn = 1	Small	$1T_{OSC}  imes 0.5T_{HD}$	$16T_{OSC} \times 12T_{HD}$	$16T_{OSC} \times 13T_{HD}$	$1T_{OSC} \times 1T_{HD}$	$16T_{OSC}  imes 24T_{HD}$	$16T_{OSC} \times 25T_{HD}$	
(Underline	Middle	$2T_{OSC} \times 1T_{HD}$	$32T_{OSC} \times 24T_{HD}$	$32T_{OSC}  imes 25T_{HD}$	$2T_{OSC} \times 2T_{HD}$	$32T_{OSC} \times 48T_{HD}$	$32T_{OSC}\times50T_{HD}$	
on)	Large	$4T_{OSC} \times 2T_{HD}$	$64T_{OSC} \times 48T_{HD}$	$64T_{OSC}  imes 50T_{HD}$	$4T_{OSC} \times 4T_{HD}$	$64T_{OSC} \times 96T_{HD}$	$64T_{OSC} \times 100T_{HD}$	

Table 2.15.5.3	Dot and (	Character	Sizes
----------------	-----------	-----------	-------

T<sub>OSC</sub>: One cycle of OSD oscillation, T<sub>HD</sub>: One cycle of HD signal




Figure 2.15.11 Character Size

(2) Smoothing function


The smoothing function is used to make characters look smooth. Enabling smoothing displays 1/4 dot between two dots connecting corner to corner within a character. Small size character can not be enabled smoothing. Smoothing is enabled by setting ESMZ (Bit4 in ORETC) in the OSD control register to "1".


Smoothing specification unit:Display page

Smoothing specification register (1 bit)......ESMZ (Bit4 in ORETC)

"0" ...... Disable smoothing "1" ...... Enable smoothing

Note: Data of the register is transferred to the OSD circuit and become valid when the data is written.








Figure 2.15.13 Smoothing Example

(3) Fringing function

The fringing function is used to display a character with a fringe width is 1 dot in a different color from that of the character. When a character is displayed with the maximum of 18 vertical dots and 16 horizontal dots, the fringe exceeds right and left, top, and bottom of the character display area. If there is an adjacent character that outer dot is active, then this dot will overrule the fringe in the horizontal direction. Underlines are not fringed.

Fringing is enabled for each line by setting EFR1 to EFR8 (OREFR8) and EFR9 to EFR12 (OREFR12) in the OSD control register to "1".

A color for fringe is specified common to all lines using OSD control registers, IFDT, RFDT, GFDT, and BFDT (Bit3 to 0 in ORBK).

Fringing specification unit: Line

Fringing enable register (1 bit  $\times$  12).... EFRn (n: 1 to 8) (OREFR8), EFRn (n: 9 to 12) (OREFR12)

"0" ...... Disable fringing "1" ...... Enable fringing

Fringe colors: 8 or 15

Fringe color specification unit: Display page

Fringe color register (4 bits).....IFDT, RFDT, GFDT, BFDT (Bit3 to 0 in ORBK)

I signal function select: PISEL (Bit6 in ORETC)

"0"	 15 colors specification
	I pin can be used to make a half level of R, G, B
	signal (Dark color) through an extra circuit.
"1"	 8 colors specification
	Contents of IDT register is disregarded.
	I pin can be used as half transparency/half tone
	through an extra circuit.

Note: The fringe of 1st column character does not exceed left, and the fringe of 32th character does not exceed right.

IFDT	RFDT	GFDT	BFDT	Figure Color
	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
0	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	Black
	0	0	1	Dark blue
	0	1	0	Dark green
1	0	1	1	Dark cyan
I	1	0	0	Dark red
	1	0	1	Dark magenta
	1	1	0	Dark yellow
	1	1	1	Gray

Table 2.15.5.4 Fringe Color (15 colors)




Figure 2.15.14 Example Circuit for 15 Colors by I Pin.




Figure 2.15.15 (a) Fringing Example




Figure 2.15.16 (b) Fringing Example




Figure 2.15.17 (c) Fringing Example




Figure 2.15.18 (d) Fringing Example

(4) Background function

Background color function is used to color the entire background for the character area (Refer to Table 2.15.4). Except the character area whose character code is 000H.

This function is specified for each display page by setting EBKGD (Bit7 in ORRCL) in the OSD control register to "1".

A background color is specified for each display page by setting IBDT, RBDT, GBDT, and BBDT (Bit7 to 4 in ORBK) in the OSD control registers.

Background specification unit: Display page

Background enable register (1 bit) ...... EBKGD (Bit7 in ORRCL)

"0"	 Disable background
"1"	 Enable background

Background color specification unit: Display page

Background color specification registers (4 bits) .... IBDT, RBDT, GBDT, BBDT (Bit7 to 4 in ORBK)

I signal function select: PISEL (Bit6 in ORETC)

"0"	 15 colors specification
	I pin can be used to make a half level of R, G, B
	signal (Dark color) through an extra circuit.
"1"	 8 colors specification
	Contents of IBDT register is disregarded.
	I pin can be used as half transparency/half tone
	through an extra circuit.

IBDT	RBDT	GBDT	BBDT	Background Color
	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
0	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	Black
	0	0	1	Dark blue
	0	1	0	Dark green
1	0	1	1	Dark cyan
I	1	0	0	Dark red
	1	0	1	Dark magenta
	1	1	0	Dark yellow
	1	1	1	Gray

Table 2.15.5.5 Background Color (15 colors)




Figure 2.15.19 Example Circuit for 15 Colors by I Pin.




Figure 2.15.20 Background Function

Note: When the background function is enabled, the line enable the fringing function should not start with a blank character. If it starts with a blank character, a fringe is displayed to the left of the blank character.

#### 2.15.5.5 OSD Display Screen Control

(1) Display on/off

This function is used to display characters specified for on/off display.

Display on/off specification unit: Display page

Display on/off specification register (1 bit) ...... DON (Bit0 in ORDON)

"0"	 Disable display
"1"	 Enable display

Note: Do not start STOP mode during display is enable.

(2) Window function

This function is used to set upper and lower limit of display page. Window upper limit is specified by WVSH (ORWVSH). Window lower limit is specified by WVSL (ORWVSL). This function is enabled by setting EWDW (Bit1 in ORDON) in the OSD control register to 1.

Window specification unit: Display page

Window function enable specification register (1 bit)...... EWDW (Bit1 in

ORDON)

"0"	 Disable window function
"1"	 Enable window function

Window upper limit specification register (9 bits) ..... WVSH8 to 0 (ORWVSH) Window lower limit specification register (9 bits) ..... WVSL8 to 0 (ORWVSL) Window upper and lower limit position .....

When VDSMD is "0" (Normal mode):

WVSH = (WVSH8 to WVSH0)  $H \times THD$ 

WVSL = (WVSL8 to WVSL0)  $H \times THD$ 

When VDSMD is "1" (Double scan mode):

WVSH = (WVSH8 to WVSH0)  $H \times 2T_{HD}$ 


 $WVSL = (WVSL8 \text{ to } WVSL0) \text{ H} \times 2\text{THD}$ 

Note 1: THD: One cycle of  $\overline{\text{HD}}$  signal


Note 2: WVSL > WVSH  $\geq$  "1"

- Note 3: Modify the value of window upper and lower limit register and the value of EWDW during  $\overline{VD}$  signal is low.
- Note 4: It is recommendable that the window function is always enabled (EWDW = "1") and set WVSH to "01H", WVSL to "1FEH".

Note 5: Characters and symbols at scanning line specified by WVSL are not displayed.



Correspond to Closed Caption





(3) Full-raster blanking function

Full-raster blanking function is used to color the entire background for the display area (TV screen). When using the full-raster blanking function, set YBLCS (Bit2 in ORP6S) to "1", output BL signal from Y/BL pin, because Y signal cannot delete whole display page from video signal.

This function is specified for each display page by setting EXBL (Bit6 in ORRCL) in the OSD register to "1".

Full-raster blanking specification unit: Display page

"0"	 Disable full-raster blanking
"1"	 Enable full-raster blanking

Full-raster blanking color specification.......RCLI, RCLR, RCLG, RCLBregisters (4 bits)(Bit3 to 0 in ORRCL)

## I signal function select: PISEL (Bit6 in ORETC)

"0"	 15 colors specification
	I pin can be used to make a half level of R, G, B
	signal (Dark color) through an extra circuit.
"1"	 8 colors specification
	Contents of RCLI register is disregarded.
	I pin can be used as half transparency/half tone
	through an extra circuit.

RCLI	RCLR	RCLG	RCLB	Raster Plane Color
	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
0	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	Black
	0	0	1	Dark blue
	0	1	0	Dark green
1	0	1	1	Dark cyan
I	1	0	0	Dark red
	1	0	1	Dark magenta
	1	1	0	Dark yellow
	1	1	1	Gray

Table 2.15.5.6	Raster Plane Color	(15 colors)
		(

(4) Area plane function

Area plane function is used to display square area to two points on a screen.

Two planes operate independently. They are displayed according to the priority (Area plane 1 > Area plane 2).

See area plane display position setting in section 2.15.5.3(2) how to set display positions for each area.

Each area plane is set to ON or OFF by AON2 and AON1 (Bit5 and bit4 in ORRCL).

Area plane colors are set by ACLIx, ACLRx, ACLGx, ACLBx (Bit7 to bit0 in ORACL, x: 1, 2).

Area plane colors: 8 or 15

Area plane specification unit: plane

Area plane color specification register (8 bits)

# Area plane 1: ACLI1/ACLR1/ACLG1/ACLB1 (Bit3 to 0 in ORACL) $\,$

Area plane 2: ACLI2/ACLR2/ACLG2/ACLB2 (Bit7 to 4 in ORACL)

I signal function select: PISEL (Bit6 in ORETC)

"0"	 15 colors specification
	I pin can be used to make a half level of R, G, B
	signal (Dark color) through an extra circuit.
"1"	 8 colors specification
	Contents of ACLI1 and ACLI2 register is
	disregarded.
	I pin can be used as half transparency/half tone
	through an extra circuit.

ACLIx	ACLRx	ACLGx	ACLBx	Area Plane Color
	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
0	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	Black
	0	0	1	Dark blue
	0	1	0	Dark green
1	0	1	1	Dark cyan
	1	0	0	Dark red
	1	0	1	Dark magenta
	1	1	0	Dark yellow
	1	1	1	Gray

Table 2.15.5.7 Area Plane Color (15 colors)

x: 1, 2

I signal function select

1. Using for 15 colors (PISEL = 0)





Figure 2.15.22 TV Display and OSD Signals (PISEL = 0)



2. Using for half transparency/half tone (PISEL = 1)

Figure 2.15.23 TV Display and OSD Signals (PISEL = 1)

#### 2.15.5.6 Interrupt Control

(1) Display line counter

The display line counter indicates number of display line (s) by OSD circuit on the TV screen. The display line counter is a 4-bit counter which is initialized to "0" by the falling edge of the  $\overline{\text{VD}}$  signal and which increments when last scanning of each display line is completed (Falling edge of the  $\overline{\text{HD}}$  signal). It is necessary to be read out display line counter several times, because it does not synchronize CPU clock.

Display line counter register (4 bits)..... DCTR (Bit3 to 0 in ORIRC)

"0000".....No display line is completed.

"0001".....1st display line is completed.

"0010".....2nd display line is completed.

"1111" ..... 15th display line is completed.




Figure 2.15.24 Display Line Counter

(2) Interrupt generator circuit

An interrupt request is generated when a falling edge of  $\overline{VD}$  signal or when line counter (DCTR) is counted to the certain value specified by ISDC.

Interrupt source select register (1 bit)...SVD (Bit4 in ORIRC)

"0" Interrupt request generated when the display line counter (DCTR) is counted to the certain value which is specified by ISDC. "1" Interrupt request is generated when a falling edge of  $\overline{\text{VD}}$  signal.

Interrupt generation line specification register (4 bits) ... ISDC (Bit3 to 0 in ORIRC)

"0000"	 Interrupt request generated when the display line counter is cleared.
"0001"	 Interrupt request generated at end points of the last scanning line of the first display line
"0010" :	 Interrupt request generated at end points of the last scanning line of the 2nd display line
"1111"	 Interrupt request generated at end points of the last scanning line of the 15th display line

#### 2.15.5.7 Display Memory Access

(7 bits)

(1) Display memory

The display memory is accessed for two purposes, one for writing data to the display memory, and one for reading data from the display memory.

Display memory address specification registers .... DMA8 to MDA0 (ORDMA) (9 bits)

Display memory data write registers

Character code write register (9 bits)

.... CRA8 to CRA0 (ORCRA) .... SLNT, EUL, BLF, IDT, RDT, Character ornamentation data write registers GDT, and BDT (ORDSN)

Display memory bank select register MBK (bit 1 in ORETC)

- "0" When writing either character code or character ornamentation data
- "1" When writing both character code and character ornamentation data
- Note 1: These control registers have a characteristic that immediately when a value is written to the register, the content of the register is transferred as valid data to the OSD circuit/display memory.
- Note 2: The data written to the display memory takes effect at the same time it is written. When character code or character ornamentation data is written to the display memory while it is displaying some character, the character may not be displayed correctly. When writing data to the display memory, make sure no character is being displayed in the memory location where you are going to write data.
- Note 3: When writing data to or reading data from the display memory, do not use two-byte transfer instructions such as "LDW(HL),mn LD rr, (pp)". Otherwise, erroneous data may be written to the display memory or data may be written to an incorrect address.
- Note 4: Allow for at least two instruction cycles between a display memory address write instruction and a data write or read instruction. Also, when continuous writing data to or reading data from the display memory, allow for at least two instruction cycles between one write or read instruction and the next. Otherwise, erroneous data may be written to the display memory or data may be written to an incorrect address.
- Note 5: When setting display memory addresses, always be sure to write all of 9 address bits sequentially in order of DMA8 and DMA7 to DMA0.

1. Normal mode

In normal mode, the display memory addresses are automatically incremented each time data is read from or written to the memory. Because addresses are automatically incremented, this mode may be used for reading from or writing data to multiple continuous addresses simultaneously.

<Display memory write sequence in normal mode>

- a. When writing either character code or character ornamentation data
  - (1) Set MFYWR, MBK, and RDWRV all to 0.
  - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
  - (3) Writing character code or character ornamentation data
    - Writing character code

Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 through CRA0. At this point in time, the 9 bits of character code written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

• Writing character ornamentation data

Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation data written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

- (4) To write data (character code or character ornamentation data) to continuous addresses, repeat step (3).
- b. When writing character code and character ornamentation data at a time
  - (1) Set MFYWR to 0, MBK to 1, and RDWRV to 0.
  - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
  - (3) Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation written are transferred to the display memory.
  - (4) Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written and the character ornamentation data written in step (3) are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
  - (5) To write data to continuous addresses, repeat steps (3) and (4).

<Display memory read sequence in normal mode>

- a. When reading either character code or character ornamentation data
  - (1) Set MFYWR to 0, MBK to 0, and RDWRV to 1.
  - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
  - (3) Reading character code or character ornamentation data
    - Reading character code

Read the most significant bit of character code to CRA8. Go on and read the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, DMA8 to DMA0 are automatically incremented.

• Reading character ornamentation data

Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, DMA8 through DMA0 are automatically incremented.

- (4) To read data (character code or character ornamentation data) from continuous addresses, repeat step (3).
- b. When reading character code and character ornamentation data at a time
  - (1) Set MFYWR to 0, MBK to 1, and RDWRV to 1.
  - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
  - (3) Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT.
  - (4) Read the most significant bit of character code to CRA8. Read the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, DMA8 to DMA0 are automatically incremented.
  - (5) To read data from continuous addresses, repeat steps (3) and (4).
- 2. Read-modify-write mode

When writing data in read-modify-write mode, the display memory addresses are automatically incremented as in normal mode, but when reading data in this mode, the memory addresses are not automatically incremented.

Therefore, immediately after executing a read from some display memory address, you can execute a write to the same display memory address. After executing a write, the display memory addresses are automatically incremented.

- a. Reading/writing either character code or character ornamentation data in read-modify-write mode
  - (1) Set MFYWR to 1 and MBK to 0, and RDWRV to 1.
  - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
  - (3) Reading character code or character ornamentation data
    - Reading character code

Read the most significant bit of character code to CRA8. Read the 8 low-order bits of character code to CRA7 to CRA0. DMA8 to DMA0 are not incremented.

• Reading character ornamentation data

Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. DMA8 to DMA0 are not incremented.

- (4) Writing character code or character ornamentation data
  - Set RDWRV to "0".
  - Writing character code

Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

• Writing character ornamentation data

Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation data written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

- (5) To continue executing read-modify-write operations, repeat steps (1) to (4). To read/write data (Character code or character ornamentation data). To continue executing read-modify-write mode from continuous addresses, repeat steps (3) and (4).
- b. Reading/writing both character code and character ornamentation data in read-modify-write mode
  - (1) Set MFYWR to 1, MBK to 1 and RDWRV to 1
  - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
  - (3) Read character ornamentation data SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, DMA8 to DMA0 are not incremented.
  - (4) Read the most significant bit of character code to CRA8. Read the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, DMA8 to DMA0 are not incremented.
  - (5) Set RDWRV to "0".
  - (6) Write character ornamentation data to SLNT, EUL, BLF, IDT, RDT, GDT, and BDT. At this point in time, the character ornamentation data written is transferred to the display memory.
  - (7) Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written and the character ornamentation data written in step (6) are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
  - (8) To continue executing read-modify-write operations, repeat steps (1) to (7). (To read/write data to and from continuous addresses in read-modify-write mode, repeat steps (3) to (7).)

		RD (RDWRV = 1)		WR (RDWRV = $0$ )	
		Character Ornamentation	Character Code	Character Ornamentation	Character Code
MFYWR = 0	MBK = 0	INC	INC	INC	INC
	MBK = 1	-	INC	-	INC
MFYWR = 1	MBK = 0	-	-	INC	INC
	MBK = 1	-	-	-	INC

Table 2.15.5.8 Address Increment

INC: Automatic address increment at read or write.

-: No address change at data read or write.

Example: Setting a character code (020H) to the display memory (Address: 120H) and setting (001H) for a character ornamentation.

1. MBK = 0

	x – 0			
	; Set display	memory addre	ess	
	LD	(0x25),	0x01	; ORDMA <dma8></dma8>
	LD	(0x24),	0x20	; ORDMA <dma7:0></dma7:0>
	; Set charact	ter code		
	LD	(0x1F),	0x00	; ORCRA <cra8></cra8>
	LD	(0x1E),	0x20	; ORCRA <cra7:0></cra7:0>
	; Set display	memory addre	ess again	
	LD	(0x25),	0x01	
	LD	(0x24),	0x20	
	; Set charact	ter ornamentat	ion	
	LD	(0x1D),	0X01	; ORDSN <slnt, bdt=""></slnt,>
Bł	ζ = 1			

2. MBK = 1

; Set display memory address				
LD	.D (0x25), 0x01			
LD	(0x24),	0x20		
; Set characte	er ornamentat	ion		
LD	LD (0x1D), 0X01			
; Set character code				
LD	(0x1F),	0x00		
LD	(0x1E),	0x20		

- Note 1: To write character code into the display memory, first write into register CRA8 and then write into registers CRA7 to CRA0. When data is written into registers CRA7 to CRA0, DMA8 to DMA0 is incremented. It is impossible to write into the display memory for CRA7 to CRA0 alone. If no data is written into register CRA8 while data is written into registers CRA7 to CRA0, the value previously written into register CRA8 is written into the associated display memory.
- Note 2: To read character code from the display memory, first read from register CRA8, and then read from registers CRA7 to CRA0. When data is read from registers CRA7 to CRA0, DMA8 to DMA0 is incremented.
- Note 3: There should be a time interval of at least two machine cycles between a DMA set instruction and a data write/read instruction. There should be a time interval of at least two machine cycles between a data write instruction and a data read instruction.

#### (2) Character

Characters: 384 (including blank character)

Character specification register (9 bits) .....CRA8 to CRA0 (Bit8 to 0 in ORCRA) Character code "000H" .....Blank character Character code "001H" to "017FH" .....User programmable by character ROM (3) Character color

Character colors: 8 or 15

Character color specification unit: Character

Character color specification register (4 bits): IDT/RDT/GDT/BDT (Bit3 to 0 in ORDSN)

I signal function select: PISEL (Bit6 in ORETC)

"0" "1"

...... 15 colors specification

pin can be used to make a half level of R, G, B
signal (Dark color) through an extra circuit.

8 colors specification

Contents of IDT register is disregarded.

I pin can be used as half transparency/half tone.

I pin can be used as half transparency/half tone through an extra circuit.

IDT	RDT	GDT	BDT	Character Color
	0	0	0	Black
	0	0	1	Blue
	0	1	0	Green
0	0	1	1	Cyan
0	1	0	0	Red
	1	0	1	Magenta
	1	1	0	Yellow
	1	1	1	White
	0	0	0	Black
	0	0	1	Dark blue
	0	1	0	Dark green
1	0	1	1	Dark cyan
I	1	0	0	Dark red
	1	0	1	Dark magenta
	1	1	0	Dark yellow
	1	1	1	Gray

Table 2.15.5.9 Character Color (15 colors)




Figure 2.15.25 Example of Circuit for 15 Color by I Pin

(4) Blinking function

Blinking function is used to blink display characters.

When BKMF is "1", characters specified for blinking by BLF are not displayed. (If the background color function is used, the background color is not disappeared.)

Blinking specification unit: Character

Blinking specification register (1 bit).....BLF (Bit4 in ORDSN)

"0" ...... No blinking "1" ..... Blinking

Blinking master specification register (1 bit).....BKMF (Bit5 in ORETC)

"0"	 Disable blinking	
"1"	 Enable blinking (Characters whose BLF are set to	
	"1" are not displayed.)	

- Note: Regarding the extra dot of the left and/or right character by fringing function, it is not enabled as blink.
- (5) Underline function

Underline function is used to add a line under a display character. The underline is same color as that of character.

Underline specification unit: Character/line

Underline enable register (Character unit) (1 bit).....EUL (Bit5 in ORDSN)

"0"	 No underline
"1"	 Underline

Underline enable register (Line unit) (1 bit × 12) ...... EULAn (n: 1 to 8)(OREULA8), EULAn (n: 9 to 12) (OREULA12) Underline color specification registers (4 bits) ......RDT, GDT, BDT, IDT (Bit3 to 0 in ORDSN) (Refer to Table 2.15.5.9)

Note: To use the underline function, set both the underline enable register for underlining text in characters and that for underlining text in lines. If the former register (EUL) only is set, an underline is not displayed.




Figure 2.15.26 Underline

(6) Solid space control

Solid space control is used to display one column of solid space to the left and right of 32 columns.

Solid space control is used to delete the video signal in the areas where solid spaces are located in the original display page, then add color to them.

Solid space specification unit: line

Solid space specification register (24 bits)

For line 1 For line 2	SOL11 and SOL10 (Bits 1 and 0 in ORSOL4) SOL21 and SOL20 (Bits 3 and 2 in ORSOL4)
:	
For line 12	SOL121 and SOL120 (Bits 7 and 6 in ORSOL12)

Solid space specification

The solid space control functions as follows:

SOLx1/SOLx0 (x: 1 to 12)

"00"	 No solid space display
"01"	 Solid space display left for 32 columns
"10"	 Solid space display right for 32 columns
"11"	 Solid space display left and right for 32 columns

Solid space color specification registers (4 bits)

...... IBDT, RBDT, GBDT, BBDT (Bits 3 to 0 in ORBK) (Same color as that of background)




Figure 2.15.27 Solid Space

(7) Slant function


Slant function is used to slant characters for italics.


Slant specification unit: Character

Slant enable register (1 bit) .....SLNT (Bit6 in ORDSN)

"0"	 No slant
"1"	 Slant

- Note 1: SLANT function is enabled each characters, and therefore, in case of using background function, this color of the Background is enable as slant. Regarding the extra dots of the left and/or right character by fringing function, it is not enabled as slant.
- Note 2: When a character is slanted in an area, which overlaps with the character field, the overlap is also slanted.
- Note 3: If slanting a character causes part of the character to get into the character field to the immediate right of the character, then this part is not displayed.
- Note 4: To provide closed caption display (CCD), specify black as the background color, and set YBLCS to "1". R, G, B and Y are all slanted. Thus, if the Y signal is selected, a video signal is displayed above and to the left of the slant character.
- Note 5: When a character is slanted, the dot data to the immediate left of the character is also slanted.





When an entire character field (including its background) contains dots:

When the character field on the right does not contain a dots:




Figure 2.15.28 Slant

#### 2.15.5.8 OSD Control Registers


Can not access all OSD control registers in any of read-modify-write instructions such as bit operation, etc.

0RHS1	7	6	5	4	3	2	1	0	1	
(00F81H)	HS17	HS16	HS15	HS14	HS13	HS12	HS11	HS10	(Initial value: 0000 0000)	
	Horizont	al display	start posi	tion speci	fication					Write only
ORVS1	7	6	5	4	3	2	1	0		
(00F82H)	VS17	VS16	VS15	VS14	VS13		VS11	VS10	(Initial value: 0000 0000	))
(00F83H)	-	-	-	-	-	-	-	VS18	(Initial value: **** ***0	,
ORVS2									<u>-</u>	
(00F84H)	VS27	VS26	VS25	VS24	VS23	VS22	VS21	VS20	(Initial value: 0000 0000	))
(00F85H)	-	-	-	-	-	-		VS28	(Initial value: **** ***0	)
ORVS3				•	•				-	
(00F86H)	VS37	VS36	VS35	VS34	VS33	VS32	VS31	VS30	(Initial value: 0000 0000	))
(00F87H)	L	)	)		l <del>.</del>		L	VS38	(Initial value: **** ***0	)
ORVS4		1	1	1	1	1	1	1	1	
(00F88H)	VS47	VS46	VS45	VS44	VS43	VS42	VS41	VS40	(Initial value: 0000 0000	
(00F89H)	L		;			L	L	VS48	(Initial value: **** ***0	)
ORVS5									1	
(00F8AH)	VS57	VS56	VS55	VS54	VS53	VS52	VS51	VS50	(Initial value: 0000 0000	,
(00F8BH)	!	!		!				VS58	(Initial value: **** ***0	)
ORVS6	1007	1/000	1/005	1/00/	1/000	1/000	1/004	1/000		
(00F8CH)	VS67	VS66	VS65	VS64	VS63	VS62	VS61	VS60	(Initial value: 0000 0000	,
(00F8DH)	!	!	!	!				VS68	(Initial value: **** ***0	)
ORVS7	VS77	VS76	VS75	VS74	VS73	VS72	VS71	VS70	(Initial value: 0000 0000	N
(00F8EH)	03/7	V370	V375	V374	V373	V372	V3/1		- `	,
(00F8FH)	'	!	!	!	!	!	<u>.</u>	VS78	(Initial value: **** ***0	)
ORVS8 (00F90H)	VS87	VS86	VS85	VS84	VS83	VS82	VS81	VS80	(Initial value: 0000 0000	))
(00F91H)				-	-	-	-	VS88	(Initial value: **** ***0	,
	'	'	'	!				1000		)
ORVS9 (00F92H)	VS97	VS96	VS95	VS94	VS93	VS92	VS91	VS90	(Initial value: 0000 0000	))
(00F93H)			! -			! -	! -	VS98	(Initial value: **** ***0	,
ORVS10	·									,
(00F94H)	VS107	VS106	VS105	VS104	VS103	VS102	VS101	VS100	(Initial value: 0000 0000	))
(00F95H)	-	-	-	-	-	. –	-	VS108	(Initial value: **** ***0	)
ORVS11				/				J	- `	
(00F96H)	VS117	VS116	VS115	VS114	VS113	VS112	VS111	VS110	(Initial value: 0000 0000	))
(00F97H)	-	_	-	-	-	-	-	VS118	(Initial value: **** ***0	)
ORVS12									-	
(00F98H)	VS127	VS126	VS125	VS124	VS123	VS122	VS121	VS120	(Initial value: 0000 0000	))
(00F99H)		_	_	_	_			VS128	(Initial value: **** ***0	)
	VSn8	to								Write
	VSn	Ver	tical displa	ay start po	osition for	line n				only

(n: 1 to 12)

Note 1: If display lines are overlapped each other, previous display line is enabled and next line is disabled. Set the vertical display start position not to overlap display lines.

Note 2: Transfer the contents of vertical display start position registers into OSD circuit before a position of the scanning line coincides with their own vertical display start position.



character size is small) independent of its character font. Therefore, when a vertical display start position is specified to no space between the lines, the display line which is overlapped with increasing dot(s) is canceled.

ORSLO4
(00FA2H)
ORSLO8
(00FA3H)
ORSLO12
(00FA4H)

4								
H)	SLO	4	SLO3	SL	02	SLO1	(Initial value: 0000 0000	))
8								
H)	SLO	8	SLO7	SL	O6	SLO5	(Initial value: 0000 0000	))
12								
H)	SLO1	2	SLO11	SLC	D10	SLO9	(Initial value: 0000 0000	))
		T	* •					
					00: No	o solid space display	у	
	SLOn	Calid	anaaa farlina n		01: Sc	olid space display le	ft	Write
	SLOII	Solid	space for line n		10: So	olid space display rig	ght	only
					11: So	lid space display le	ft and right	-

(n: 0 to 12)

ORBK	7	6	5	4	3	2	1	0		
(00FA5H)	IBDT	RBDT	GBDT	BBDT	IFDT	RFDT	GFDT	BFDT	(Initial value: 0000 0000	)
	IBDT/ RBDT/ GBDT/ BBDT	Backg	round col	or select		0011: 0100: 0101: 0110: 0111: 1000: 1001: 1010: 1011: 1100: 1101:	Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark green Dark red Dark red Dark mage Dark yellow	enta		Write
	IFDT/ RFDT/ GFDT/ BFDT	Fringi	ng color si	elect		0011: 0100: 0101: 0110: 0111: 1000: 1001: 1010: 1011: 1100: 1101:	Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark green Dark cyan Dark red Dark mage Dark yellow	enta		only


Note: Set IBDT and IFDT to 1 when PISEL (Bit6 in ORETC) sets to 1. Then background color select and fringing color select are 8 variety.

ORACL	7	6	5	4	3	2	1	0			
(00FA6H)	ACLI2	ACLR2	ACLG2	ACLB2	ACLI1	ACLR1	ACLG1	ACLB1	(Initial value	e: 0000 0000)	
	ACLI2/ ACLR2/ ACLG2/ ACLB2	/ Area	2 plane co	lor select		0001: 0010: 0011: 0100: 0101: 0110: 0111: 1000: 1001: 1010: 1011: 1100: 1101:	Green Cyan Red Magenta Yellow White Black Dark blue Dark greet Dark cyan Dark red Dark mage Dark yello	enta			
	ACLI1/ ACLR1/ ACLG1/ ACLB1	/ Area	1 plane co	lor select		0000: 0001: 0010: 0011: 0100: 0101: 0110: 0111: 1000: 1011: 1010: 1011: 1100: 1101: 1110: 1111:	Black Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark greet Dark cyan Dark red Dark mage Dark yello Gray	enta w			Write only
	ACLI2					1: A	Assign half	transparen	arency for area 2 p cy for area 2 plane arency for area 1 p	9	
	ACLI1								cy for area 1 plane		

Note: Set ACLI2 and ACLI1 to 1 when PISEL (Bit6 in ORETC) sets to 1. Then area 2 plane color select and area 1 plane color select are 8 variety.

ORIV	7	6	5	4	3	2	1	0		
(00FBBH)	VDPOL H	IDPOL	YBLII	RGBII	YIV	BLIV	RGBIV	IIV	(Initial value: 0000 000	0)
	VDPOL	VD inpu	ut polarit	y select			Non-invert i nvert input			
	HDPOL	HD inpu	ut polarit	y select			Non-invert i nvert input			
	YBLII	Y/BLIN	input pol	larity sele	ect		Active high Active low			
	RGBII	RIN, GII select	N, BIN i	nput pola	rity	1: A	Active high Active low			Write
	YIV	Y output	t polarity	select		1: A	Active high Active low			only
	BLIV	BL outp	ut polari	ty select		1: A	Active high Active low			
	RGBIV	R, G, B	output p	olarity se	elect	1: A	Active high Active low			
	IIV	I output	polarity	select			Active high Active low			
ORDMA	7	6	5	4	3	2	1	0		
(00024H)	DMA7	DMA6	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0	(Initial value: 0000 000	,
(00025H)	<u></u>					l		DMA8	(Initial value: **** ***0	))
	DMAn	Displa	ay memo	ory addre	SS					Write only
									(n:	: 0 to 8)
	Note: It	necessar	ry to writ	e all bits	of display	memory	y address,	writng DMA	7 to DMA0 after DMA8, when	writing
		necessar isplay ado	-	e all bits	of display	memory	y address, y	writng DMA	7 to DMA0 after DMA8, when	writing
	d	isplay add	dress.			-		-	7 to DMA0 after DMA8, when	writing
ORDSN (0001DH)		isplay add	dress. 5	4	3	2	1	0		-
ORDSN (0001DH)	d	isplay add 6 SLNT	5 EUL	4 BLF	3 IDT	2 RDT	1 GDT	0 BDT	7 to DMA0 after DMA8, when (Initial value: **** ****	-
	d	6 SLNT Slant en	5 EUL	4	3 IDT	2 RDT 0: [	1	0 BDT		-
	d	6 SLNT Slant en register Underlin	5 EUL nable spe	4 BLF	3 IDT	2 RDT 0: [ 1: E	1 GDT Disable slar	0 BDT ht		-
	d	6 SLNT Slant en register Underlin register	5 EUL nable spe	4 BLF ecification e specific	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E	1 GDT Disable slar Enable slan Disable und Enable und	0 BDT t erline erline		-
	d	6 SLNT Slant en register Underlin register Blinking	5 EUL hable spe	4 BLF ecification	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E 0: [	1 GDT Disable slar Enable slan Disable und Enable und Disable blin	0 BDT tt erline erline king		-
	d	6 SLNT Slant en register Underlin register	5 EUL hable spe	4 BLF ecification e specific	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E 0: [ 1: E	1 GDT Disable slar Enable slan Disable und Enable und	0 BDT tt erline erline king		-
	d	6 SLNT Slant en register Underlin register Blinking	5 EUL hable spe	4 BLF ecification e specific	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E 0: [ 1: E 0: [ 1: E 0:000: 0001:	1 Disable slar Enable slan Disable und Enable und Disable blin Enable blin Black Blue	0 BDT tt erline erline king		-
	d	6 SLNT Slant en register Underlin register Blinking	5 EUL hable spe	4 BLF ecification e specific	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E 0: [ 1: E 0: [ 1: E 0: 000: 0001: 0010:	1 Disable slar Enable slan Disable und Enable und Disable blin Enable blin Black Blue Green	0 BDT tt erline erline king		
	d	6 SLNT Slant en register Underlin register Blinking	5 EUL hable spe	4 BLF ecification e specific	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E 0: [ 1: E 0: [ 1: E 0: 000: 0001: 0010:	1 Disable slar Enable slan Disable und Enable und Disable blin Enable blin Black Blue Green Cyan	0 BDT tt erline erline king		) Read/
	d	6 SLNT Slant en register Underlin register Blinking	5 EUL hable spe	4 BLF ecification e specific	3 IDT	2 RDT 0: [] 1: E 0: [] 1: E 0000: 0001: 0010: 0100: 0101:	1 GDT Disable slar Enable slan Disable und Enable und Disable blin Enable blin Black Blue Green Cyan Red Magenta	0 BDT tt erline erline king		
	d	6 SLNT Slant en register Underlin register Blinking	5 EUL hable spe	4 BLF ecification e specific	3 IDT	2 RDT 0: [] 1: E 0: [] 1: E 0: [] 1: E 0:000: 0001: 0010: 0011: 0100: 0101: 0110:	1 GDT Disable slar Enable slan Disable und Enable und Disable blint Black Blue Green Cyan Red Magenta Yellow	0 BDT tt erline erline king		) Read/
	d 7 SLNT EUL BLF	6 SLNT Slant en register Underlin register Blinking register	5 EUL hable spe	4 BLF ecification e specificat	3 IDT	2 RDT 0: [] 1: E 0: [] 1: E 0: [] 1: E 0000: 0001: 0001: 0100: 0101: 0100: 0111: 0110:	1 GDT Disable slar Disable slan Disable und Disable blin Enable blink Black Black Black Black Black Black Black Black Black Black Cyan Red Magenta Yellow White	0 BDT tt erline erline king		) Read/
	d 7 SLNT EUL BLF IDT/ RDT/ GDT/	6 SLNT Slant en register Underlin register Blinking register	5 EUL nable spe ne enable	4 BLF ecification e specificat	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E 0: [ 1: E 0000: 0001: 0010: 0010: 0101: 0101: 0110: 0111: 1000:	1 GDT Disable slar Disable und Disable und Disable blink Black Blue Green Cyan Red Magenta Yellow White Black	0 BDT tt erline erline king		) Read/
	d 7 SLNT EUL BLF	6 SLNT Slant en register Underlin register Blinking register	5 EUL nable spe ne enable	4 BLF ecification e specificat	3 IDT	2 RDT 0: [] 1: E 0: [] 1: E 0: [] 1: E 0000: 0001: 0010: 0010: 0101: 0110: 0110: 0110: 0101: 1000: 1001: 0011: 0000: 0011: 0000: 0000: 000:	1 GDT Disable slar Disable slan Disable und Disable blin Enable blink Black Black Black Black Black Black Black Black Black Black Cyan Red Magenta Yellow White	0 BDT It t erline erline king king		) Read/
	d 7 SLNT EUL BLF IDT/ RDT/ GDT/	6 SLNT Slant en register Underlin register Blinking register	5 EUL nable spe ne enable	4 BLF ecification e specificat	3 IDT	2 RDT 0: [ 1: E 0: [ 1: E 0: [ 1: E 0: [ 1: E 0: 001: 0010: 0011: 0100: 0111: 1000: 1001: 1011:	1 Disable slar Enable slan Disable und Disable und Disable und Disable blink Black Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark gree Dark cyan	0 BDT erline erline king king		) Read/
	d 7 SLNT EUL BLF IDT/ RDT/ GDT/	6 SLNT Slant en register Underlin register Blinking register	5 EUL nable spe ne enable	4 BLF ecification e specificat	3 IDT	2 RDT 0: [] 1: E 0: [] 1: E 0: [] 1: E 0: 000: 0001: 0010: 0010: 0101: 0100: 0111: 1000: 1011: 1100: 1011: 1100: 0011: 0111: 0000: 0011: 0011: 0010: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 0011: 1000: 1001: 1000: 1001: 10	1 Disable slar Enable slan Disable und Disable und Disable blink Enable blink Black Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark gree Dark cyan Dark red	0 BDT erline erline king ing		) Read/
	d 7 SLNT EUL BLF IDT/ RDT/ GDT/	6 SLNT Slant en register Underlin register Blinking register	5 EUL nable spe ne enable	4 BLF ecification e specificat	3 IDT	2 RDT 0: [] 1: E 0: [] 1: E 0: [] 1: E 00001: 0001: 0010: 0011: 0100: 0111: 1000: 1011: 1001: 10:	1 GDT Disable slar Enable slan Disable und Disable und Disable blink Black Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark gree Dark cyan Dark red Dark red	0 BDT It erline erline ing		) Read/
	d 7 SLNT EUL BLF IDT/ RDT/ GDT/	6 SLNT Slant en register Underlin register Blinking register	5 EUL nable spe ne enable	4 BLF ecification e specificat	3 IDT	2 RDT 0: [] 1: E 0: [] 1: E 0: [] 1: E 0000: 0001: 0010: 0100: 0101: 0100: 0111: 1000: 1011: 1010: 1011: 1100: 1101: 1100: 1101: 1101: 1100: 1101: 1100: 1101: 1101: 1101: 1100: 1101: 110:	1 Disable slar Enable slan Disable und Disable und Disable blink Enable blink Black Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark gree Dark cyan Dark red	0 BDT It erline erline ing		) Read/

Note: Set IDT to 1 when PISEL (Bit6 in ORETC) sets to 1. Then character color select is 8 variety.



ORRCL	7	6	5	4	3	2	1	0	_			
(00FA7H)	EBKGD	EXBL	AON2	AON1	RCLI	RCLR	RCLG	RCLB		(Initial value:	0000 0000	))
	EBKGD		round fun ication reg		ble		No backgro Background					
	EXBL		ister blank ication reg		е	0: 1:						
	AON2		2 plane dis		ble		No area 2 p Area 2 plan					
	AON1		plane dis		ble		No area 1 p Area 1 plan					
	RCLI RCLR/ RCLG/ RCLB	Raste	r plane co	lor select		00011 00100 00111 01000 01011 01100 10011 10001 10111 11000 110111 11100	Black Blue Green Cyan Red Magenta Yellow White Black Dark blue Dark gree Dark cyan Dark red Dark mag Dark yello Gray	enta				Write only

Note: Set RCLI to 1 when PISEL (Bit6 in ORETC) sets to 1. Then transfer plane select is 8 variety.

ORAHS1	7	6	5	4	3	2	1	0		
(00FA8H)	AHS17 A	HS16	AHS15	AHS14	AHS13	AHS12	AHS11	AHS10	(Initial value: 0000 0000	)
(00FA9H)		- 1	-	-	-		_	AHS18	(Initial value: **** ***0)	
ORAHE1										
(00FAAH)	AHE17 A	HE16	AHE15	AHE14	AHE13	AHE12	AHE11	AHE10	(Initial value: 0000 0000	)
(00FABH)	L							AHE18	(Initial value: **** ***0)	
	AHS1n	Hori	zontal sta	art point fo	or area 1 p	olane				Write
	AHE1n	Hori	zontal en	d point fo	r area 1 p	lane				only
									(n:	0 to 8)
ORAVS1		1040	AV/045	A)/044	41/040	AV/040	A)/044	41/040		<b>`</b>
(00FACH)	AVS17 A	VS16	AVS15	AVS14	AVS13	AVS12	AVS11	AVS10 AVS18	(Initial value: 0000 0000 (Initial value: **** ***0)	,
(00FADH)	·	!						AV510	(Initial value	
ORAVE1 (00FAEH)	AVE17 A	VE16	AVE15	AVE14	AVE13	AVE12	AVE11	AVE10	(Initial value: 0000 0000	)
(00FAFH)		_ !	_	_	_		_	AVE18	(Initial value: **** ***0)	,
(0017111)	·	'						, WEIG		
	AVS1n				irea 1 plai					Write
	AVE1n	Vert	ical end p	point for a	rea 1 plan	e			(	only
									(n:	0 to 8)
ORAHS2										
(00FB0H)	AHS27 A	HS26	AHS25	AHS24	AHS23	AHS22	AHS21	AHS20		
(00FB1H)		-	_	_	_	l _	_	AHS28		
ORAHE2										
(00FB2H)	AHE27 A	HE26	AHE25	AHE24	AHE23	AHE22	AHE21	AHE20	(Initial value: 0000 0000	)
(00FB3H)		- ]					-	AHE28	(Initial value: **** ***0)	
	AHS2n	Hori	zontal sta	art point fo	or area 2 p	lane				Write
	AHE2n	Hori	zontal en	d point fo	r area 2 p	lane				only
									(n:	0 to 8)
ORAVS2	· · · · · · · · ·					1				
(00FB4H)	AVS27 A	VS26	AVS25	AVS24	AVS23	AVS22	AVS21	AVS20	(Initial value: 0000 0000	
(00FB5H)	L							AVS28	(Initial value: **** ***0)	
ORAVE2										<b>`</b>
(00FB6H)	AVE27 A	VE26	AVE25	AVE24	AVE23	AVE22	AVE21	AVE20	(Initial value: 0000 0000	)
(00FB7H)	L							AVE28	(Initial value: **** ***0)	
	AVS2n	Vert	ical start	point for a	irea 2 plai	ne				Write
	AVE2n	Vert	ical end p	point for a	rea 2 plan	ie				only
									,	<b>a</b> ( <b>a</b> )

only (n: 0 to 8)

ORP6S	7	6	5	4	3	2	1	0				
(00FBAH)	P67S	P66S	P65S	P64S	PIDS	YBLC	S	MPXS	(Initial value: 0000 0000	)		
	P67S to P64S	P6 po	rt output s	elect		0: 1:	, , ,	Y/BL signa 64 port out	•			
	PIDS	l pin c	output sele	ct		0: I signal output 1: P57 port output						
	YBLCS	Y/BL s	signal sele	ect		0: Y signal output 1: BL signal output						
	MPXS	R, G,	B, Y/BL si	gnal seled	ct	10:	higher pr Output o Output o	iority) f signal fror f signal fror eous outpu	t (Signal from the OSD circuit has n internal OSD circuit n externally input t (Externally input signal has	only		
ORETC (00FB8H)	7 VDSMD	6 PISEL	5 BKMF	4 ESMZ	3 "0"	2 MFYV	1 VR MBI	0 K RDWR	V (Initial value: 0000 0000	)		
	VDSMD	Scan	mode sele	ect		0: 1:	Normal r Double s	node can mode				
	PISEL	I pin f	unction se	lect		0: 15 colors 1: Half transparency/half tone 0: Double blinking 1: Enable blinking						
	BKMF	Blinkir	ng master									
	ESMZ	Smoo registe	thing enat er	ole specifi	cation	0: 1:		smoothing moothing		Write		
	MFYWR	Displa	ay memory	read mo	de	0: Normal mode 1: Read-modify-write mode						
	МВК	Displa switch	ay memory ning	bank		0: 1:	options		aracter code or character display cter display option and character			
	RDWRV	Read/	write mod	e select		0: 1:			display memory display memory			

Note: Clear "0" to bit3 in ORETC.

ORIRC	
(00FB9H)	

	7	6	5	4	3	2	1	0				
9H)	- ]			SDV		ISDC (Initial value: ***0 0000)						
9H)	SVD ISDC		pt source		select	0: In 1: In When th falling ec while SV 0000: f 0001: 0010: 0010: 0100: 0101: 0100: 0111:	terrupt rec terrupt rec le line disp dge of HD /D = 0, int Request ir '0000" of E Low-order Low-order Low-order Low-order Low-order	quest at fa blay of the signal) errupt requiserrupt wh DCTR ends 4 bits "00 4 bits "00 4 bits "01 4 bits "01 4 bits "01 4 bits "01	SDC value lling edge of VD signal ISDC value ends (with the uest is generated. then display of low-order 4 bits s. 101" of DCTR 110" of DCTR 11" of DCTR 00" of DCTR 00" of DCTR 01" of DCTR 01" of DCTR 01" of DCTR 01" of DCTR	)) Write only		
						1000: 1001: 1010: 1011: 1100: 1101: 1110:	Low-order Low-order Low-order Low-order Low-order Low-order Low-order	4 bits "10 4 bits "10 4 bits "10 4 bits "10 4 bits "10 4 bits "11 4 bits "11 4 bits "11	11" of DCTR 100" of DCTR 101" of DCTR 110" of DCTR 11" of DCTR 00" of DCTR 01" of DCTR 10" of DCTR 10" of DCTR 11" of DCTR			

ORIRC (00FB9H)

	- ] - ] - 📃	DCTR (Initial value: **** 0000	)
DCTR	Display line counter	<ul> <li>0000: No line display or when the display of the 16th line ends.</li> <li>0001: 1st line display ends.</li> <li>0010: 2nd line display ends.</li> <li>0011: 3rd line display ends.</li> <li>0100: 4th line display ends.</li> <li>0101: 5th line display ends.</li> <li>0110: 6th line display ends.</li> <li>0111: 7th line display ends.</li> <li>1000: 8th line display ends.</li> <li>1001: 9th line display ends.</li> <li>1011: 10th line display ends.</li> <li>1011: 11th line display ends.</li> <li>1100: 12th line display ends.</li> <li>1101: 13th line display ends.</li> <li>1101: 13th line display ends.</li> <li>1111: 15th line display ends.</li> </ul>	Read only

Note 1: The display line counter also increments when a line with all blank data or a line with display off is specified. If display lines are overlapped each other, previous display line is enabled and next line is disabled. At this time, the display line counter for canceled line does not increment.

Note 2: \*: Don't care.

Note 3: All OSD control registers cannot use the read-modify-write instructions. (Bit manipulation instructions such as SET, CLR, etc. and logical operation such as AND, OR, etc.)

1				De	aister Bit (	Configura	tion	U		(1,2)
Register	Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Contents
Address	Name									
00F81	ORHS1	HS17	HS16	HS15	HS14	HS13	HS12	HS11	HS10	HS17 to 10: Code horizontal display base position setting
00F82,	ORVSn	VSn7	VSn6	VSn5	VSn4	VSn3	VSn2	VSn1	VSn0	VSn8 to 0: Code vertical display position setting (n: 0 to 12)
00F83 to		-	-	-	-	-	-	-	VSn8	(
00F98,										
00F99										
00F9A	ORCS4		S4		S3		S2		S1	CSn: Character size (n: 1 to 12)
00F9B	ORCS8		S8		S7		S6		S5	00: Display off 10: Middle size 01: Large size 11: Small size
00F9C	ORCS12		512		511		S10	-	S9	-
00F9D	OREULA8	EULA8	EULA7	EULA6	EULA5	EULA4	EULA3	EULA2	EULA1	EULAn: Underline display setting for line n (n: 0 to 12)
00F9E	OREULA12	-	-	-	-	EULA12	EULA11	EULA10	EULA9	
00F9F	OREFR8	EFR8	EFR7	EFR6	EFR5	EFR4	EFR3	EFR2	EFR1	EFRn: Fringing setting for line n (n: 0 to 12)
00FA0	OREFR12	-	-	-	-	EFR12	EFR11	EFR10	EFR9	
00FA1	ORCLKF	CK7	CK6	CK5	CK4	CK3	CK2	CK1	CK0	CKx: Display clock frequency monitor (x: 0 to 7)
00FA1	ORCLKC	CKC7	CKC6	CKC5	CKC4	CKC3	CKC2	CKC1	CKC0	CKCx: Display clock frequency (x: 0 to 7)
00FA2	ORSOL4		DL4		DL3		DL2		DL1	SOLn: Solid space display setting for line n (n: 0 to 12)
00FA3	ORSOL8		DL8		DL7		DL6		DL5	00: No solid space 10: Right
00FA4	ORSOL12		L12		L11		L10		DL9	01: Left 11: Left and right
00FA5	ORBK	IBDT	RBDT	GBDT	BBDT	IFDT	RFDT	GFDT	BFDT	IBDT, RBDT, GBDT, BBDT: Background color setting IFDT, RFDT, GFDT, BFDT: Fringing color setting
00FA6	ORACL	ACLI2	ACLR2	ACLG2	ACLB2	ACLI1	ACLR1	ACLG1	ACLB1	ACLI2/ACLR2/ACLG2/ACLB2: Area 2 plane color
										ACLI1/ACLR1/ACLG1/ACLB1: Area 1 plane color
00547	0000	FRICOR	EVDI	1010	1014	DOLL	DOLD		DOLD	Set ACLI2 and SCLI1 to 1, when PISEL 1
00FA7	CRRCL	EBKGD	EXBL	AON2	AON1	RCLI	RCLR	RCLG	RCLB	EBKGD: Background function
										EXBL: Full-raster blanking AON2: Area 2 plane display
										AON1: Area 1 plane display
										RCLI/R/G/B: Raster plane color
										Set RCLI to 1, when PISEL 1
00FA8	ORAHS1	AHS17	AHS16	AHS15	AHS14	AHS13	AHS12	AHS11	AHS10	AHSx: Area 1 plane horizontal start position (n: 0 to 8)
00FA9		-	-	-	-	-	-	-	AHS18	
00FAA	ORAHE1	AHE17	AHE16	AHE15	AHE14	AHE13	AHE12	AHE11	AHE10	AHE1x: Area 1 plane horizontal end position (n: 0 to 8)
00FAB		-	-	-	-	-	-	_	AHE18	
00FAC	ORAVS1	AVS17	AVS16	AVS15	AVS14	AVS13	AVS12	AVS11	AVS10	AVS1x: Area 1 plane vertical start position (n: 0 to 8)
00FAD		-	-	-	1	-	-	I	AHS18	
00FAE	ORAVE1	AVE17	AVE16	AVE15	AVE14	AVE13	AVE12	AVE11	AVE10	AVE1x: Area 1 plane vertical end position (n: 0 to 8)
00FAF		-	-	-	-	-	-	-	AVE18	
00FB0	ORAHS2	AHS27	AHS26	AHS25	AHS24	AHS23	AHS22	AHS21	AHS20	AHS2x: Area 2 plane horizontal start position (n: 0 to 8)
00FB1		-	-	-	-	-	-	-	AHS28	
00FB2	ORAHE2	AHE27	AHE26	AHE25	AHE24	AHE23	AHE22	AHE21	AHE20	AHE2x: Area 2 plane horizontal end position (n: 0 to 8)
00FB3		-	-	-	-	-	-	-	AHE28	]
00FB4	ORAVS2	AVS27	AVS26	AVS25	AVS24	AVS23	AVS22	AVS21	AVS20	AVS2x: Area 2 plane vertical start position (n: 0 to 8)
00FB5		-	-	-	-	-	-	-	AHS28	]
00FB6	ORAVE2	AVE27	AVE26	AVE25	AVE24	AVE23	AVE22	AVE21	AVE20	AVE2x: Area 2 plane vertical end position (n: 0 to 8)
00FB7		-	-	-	-	-	-	-	AVE28	
00FB8	ORETC	VDSMD	PISEL	BKMF	ESMZ	"0"	MFYWR	MBK	RDWRV	VDSMD: Scan mode select
										PISEL: I pin function select
										BKMF: Blinking master
										ESMZ: Smoothing
										MFYWR: Display memory read mode select MBK: Display memory bank switching select
										RDWRV: Read/write mode select at normal mode
00FB9	ORIRC	-	-	-	SVD			DC		SVD: Interrupt source select
001.09	UNIKU	-	-	-	370		15			ISDC: Interrupt generation line select
00FB9	ORIRC	-	-	-	-		DC	TR		DCTR: Display line counter
00FBA	ORP6S	P67S	P66S	P65S	P64S	PIDS	YBLCS		PXS	P6xS: P6 port output select (x: 4 to 7)
										PIDS: I pin output select
										YBLCS: Y/BL signal select
										MPXS: R, G, B, Y/BL single select

# Table 2.15.5.10 OSD Control Register List (1/2)

Register	Register			Re	gister Bit (		Bit Contents			
Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit oonenis
00FBB	ORIV	VDPOL	HDPOL	YBLII	RGBII	YIV	BLIV	RGBIV	IIV	VDPOL: VD input polarity select
										HDPOL: HD input polarity select
										YBLII: Y/BLIN input polarity select
										RGBII: RIN, GIN, BIN input select
										YIV: Y output polarity select
										BLIV: BL output polarity select
										RGBIV: R, G, B output polarity select
			51116			51116	51116		51116	IIV: I pin polarity select
00024	ORDMA	DMA7	DMA6	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0	DMAx: Display memory address setting (x: 0 to 8)
00025		-	-	-	-	-	-	-	DMA8	
0001D	ORDSN	-	SLNT	EUL	BLF	IDT	RDT	GDT	BDT	SLNT: Slant EUL: Underline
										BLF: Blinking IDT/RDT/CDT/BDT: Character color
0001E	ORCRA	CRA7	CRA6	CRA5	CRA4	CRA3	CRA2	CRA1	CRA0	CRAx: Character code (x: 0 to 8)
0001F		-	-	-	-	-	-	-	CRA8	
00FBC	ORWVSH	WVSH7	WVSH6	WVSH5	WVSH4	WVSH3	WVSH2	WVSH1	WVSH0	WVSHx: Window upper limit position (x: 0 to 8)
00FBD		-	-	-	-	-	-	-	WVSH8	
00FBE	ORWVSI	WVSL7	WVSL6	WVSL5	WVSL4	WVSL3	WVSL2	WVSL1	WVSL0	WVSL: Window lower limit position (x: 0 to 8)
00FBF		-	-	-	-	-	-	-	WVSL8	
00F80	ORDON	-	-	-	-	-	RGWR	EWDW	DON	RGWR: Writing data transfer control
										EWDW: Window enable
										DON: OSD display on/off

### Table 2.15.5.11 OSD Control Register List (2/2)

Note 1: Except the meshed registers are changed by RGWR.

Note 2: Only lower 2 bits of the register in address 00F80H are changed by RGWR (the register in address 00F80H must not be used with any of the read-modify-write instructions as SET, CLR, etc.).

# 2.16 Jitter Elimination Circuit

The TMP88CS38B/CM38B/CP38B has a built-in jitter elimination circuit which maintains the vertical stability of the OSD even when input of the vertical signal fluctuates.

And the field decision information for the OSD circuit is detected by using jitter elimination circuit.

#### 2.16.1 Configuration




Figure 2.16.1 Jitter Elimination Circuit

#### 2.16.2 Control

Jitter elimination circuit is controlled by the jitter elimination control register (JECR).

Jitter Eliminati	on Control F	Pagistar					
JECR	7	6 5 4 3 2	1 0				
(00FE4H)	[]	VDSEL AFLD JEE					
	VDSEL	VD select	0: VD from P71				
	10022		1: VD from jitter elimination circuit				
	AFLD	Automatic field decision	<ul><li>0: Automatic field decision disabled</li><li>1: Automatic field decision enabled</li></ul>	Write only			
	JEEN	Jitter elimination enable specification	0: Jitter elimination disabled 1: Jitter elimination enabled				
	Note 1: C	lear the AFLD to "0" to disable jitter elimin	ation circuit.				
	Note 2: Al	ways clear "0" to bit1 and bit0 of JECR.					
	Note 3: C	lear "0" to AFLD and VDSEL if there is n	o phase shift in the vertical and horizontal sync. signals	every			
	ot	her time, such as with non-interlaced TV.					
	Note 4: *:	Don't care					
	Note 5: Se	etting JEEN to "0", OSD display is only 2n	d field.				
	Note 6: Se	etting AFLD to "0", OSD display is only 2n	d field.				
Jitter Eliminati	on Status Re	egister					
JESR	7	6 5 4 3 2	1 0				
(00FE5H)	FDSF	PDF1 PDF0 – – –	– PDF2 (Initial value: 0*** ****)				
	- ·		On A position of a secondary line substation the field				
			<ol> <li>A position of a scanning line exists in the field which has a second display dot of character on an</li> </ol>				
	FDOF	Field date of status files.	interlace TV screen.				
	FDSF	Field detect status flag	1: A position of a scanning line exists in the field which has a first display dot of character on an				
			interlace TV screen. 000: Phase 0	Read			
			000: Phase 0 001: Phase 1	only			
			010: Phase 2	0,			
	PDF2 to	Phase detect flag between $\overline{HD}$ and $\overline{VD}$	011: Phase 3				
	PDF0		100: Phase 4				
			101: Phase 5				
			110: Phase 6 111: Phase 7				
	Note 1: FI	DSF is different from the 1st and the 2nd f	ield. It is a unique field decided for OSD display.	I			
	Note 2: *:	Don't care.					
	Note 3: HD						
	VD						
		Phase 7   Phase 0   Phase 1   Phase 2   P	hase 3   Phase 4   Phase 5   Phase 6   Phase 7   Phase 0				

Figure 2.16.2 Jitter Elimination Control Register and Jitter Elimination Status Register

#### 2.16.3 Jitter Elimination Mode

The jitter elimination circuit is to identify the phase of the falling edges of the external  $\overline{\text{VD}}$  signal and  $\overline{\text{HD}}$  signal. When  $\overline{\text{VD}}$  signal is falling within  $\overline{\text{HD}}$  signal falling +/-1/4HD, the jitter is automatically eliminated and internal  $\overline{\text{VD}}$  signal is set to the stable location.

This function is enabled by setting JEEN (Bit2 in JECR) in the jitter elimination control register to "1".

#### 2.16.4 Auto Field Line Decision

The internal vertical and horizontal sync. signals corrected by the jitter elimination circuit generate the field line decision signals used in the OSD.

The OSD display in normal mode

- Type A) When the OSD circuit is used on the TV system which has a phase shift in the vertical and horizontal sync. Signals every other filed such as the interlace TV, enable jitter elimination circuit and set "1" to AFLD and VDSEL. At this time, the field lines which have first and second display dot of character are displayed.
- Type B) When the OSD circuit is used on the TV system which has no phase shift in the vertical and horizontal sync. Signals every other filed such as the non-interlace TV, enable jitter elimination circuit and clear "0" to AFLD and VDSEL. At this time, the field line which has a second display dot of character is only displayed.

The OSD display in double scan mode

Type C) Disable jitter elimination circuit and clear "0" to AFLD and VDSEL. At this time, the field lines which have first and second display dot of character are displayed.

(2) The field line which has second display dot of character	sa		(1) The field first displa character	
	Scanning System	Register	Display	
	Туре А	VDSEL = 1, AFLD = 1	(1) and (2)	
	Туре В	VDSEL = 0, AFLD = 0	(2)	
	Туре С	VDSEL = 0, AFLD = 0	(1) and (2)	


Figure 2.16.3 Relation with Field Line and VDSEL, AFLD

# 2.17 Data Slicer

The TMP88CS38B/CM38B/CP38B contains the data slicer to decode the caption data which multiplied during vertical flyback time of the composite video signal.

The composite video signal inputs to the data slicer circuit through P32 (VIN1) and P33 (VIN0). The caption data is decoded from the video signal. The composite video signal including negative sync-tip inputs to VIN0 and VIN1 pins. The data slicer can comply with the copy guard signal and special signals, and receive accurately the caption data under the condition of a weak electrical field or a ghost.

Note: When the data slicer is used at fc = 16 MHz, set to "02H" in FC8CR. When the data slicer is used at fc = 8 MHz, set to "00H" in FC8CR. (Refer to Figure 1.4.5)



2.17.1 Configuration

Figure 2.17.1 Data Slicer

#### 2.17.2 Functions

(1) Video signal input

A low pass filter, a voltage amplifier and a condenser of about 0.1  $\mu F$  are connected between the video signal and the video signal input pin of VIN1 and VIN0 pins, that is shown as Figure 2.17.3 the low pass filter functions to reduce noise and color burst from the video signal, passes the amplifier and inputs the video signal to both VIN1 and VIN0 pins.

(2) Synchronous separator

This circuit is to separate the synchronous signal from the video signal. When DACL7 to DACL0 of DACLCR are set for the synchronous separation, the sync slice level is capable of setting. DACL7 to DACL4 set the slice level at the rising edge of the sync signal clamped data, and DACL3 to DACL0 set the slice level at the falling edge of the sync-tip clamped data. (Refer to section 2.17.5)

(3) Data separator

The data separator replaces the caption data piled on the video signal with the digital signal.

When SLVL5 to SLVL0 of SLVLCR are set to get the digital signal, the Initial value of the caption data slice level is capable of setting. (Refer to section 2.17.5)

(4) Sync-tip clamp circuit

The sync-tip level is clamped to the specified value.

(5) Pedestal clamp circuit

The video signal is set to the specified voltage with the clamp pulse generated from the H/V timing part, which is called as a pedestal clamp.

(6) DA converter

This converter gets the DA changed slice level of the clamp circuit to the comparator.

(7) Comparator

This comparator replaces the composite video signal with the digital value while inputting to the comparator.

(8) H timing circuit

This circuit detects the horizontal synchronous signal from C.Sync signal separated synchronously from the video signal, and generates the clamp pulse to clamp the video signal and provides it to the pedestal clamp circuit. In addition, the circuit detects the change of H frequency and provides the data to the sampling clock generation part.

(9) V timing circuit

This circuit detects the horizontal synchronous signal from C.Sync signal separated synchornously from the video signal, and provides line 21 detection signal to take out caption signal to the slice level control part.

(10) Slice level control circuit

This circuit detects CRI (Clock run in) signal from VIDEO signal with line 21 detection signal generated at H/V timing part after slicing, and controls to the most suitable slice level and takes out the caption data.

(11) Sampling clock generation circuit

This circuit generates the sampling clock which is phase-locked to CRI signal with CRI signal detected at the slice level control part. In addition, the circuit revises the location where the sampling clock generates with H frequency variable data generated at H timing generation part.

(12) Slicer interface circuit

This is a 16-bit serial interface to receive the serial data.

(13) Interrupt generation circuit

Interrupts are generated by a rise in the caption line detection signal.




Figure 2.17.2 Interrupt Generation Timing

See the description of the on-screen display circuit interrupt vectors for details of interrupt vectors.

#### (14) C.Sync external input mode

The external C.Sync signal can be used internally by setting EXSYNC (SIFSMS1 bit5) to "1".


As shown in Figure 2.17.3 (b), insert a low-pass filter (fT = 503 kHz), voltage amplifier

(× 2 voltage amplification), and a capacitor of approximately 0.1  $\mu F$  between the video signal and the video signal input pin VIN1 and input an external C.Sync signal to CSIN.

The polarity of the C.Sync signal is selected by SYNCINV (SIFSMS1 bit6). (Internally used as  $\overline{\text{C.Sync}}$ .)

CSIN (P32)	SYNCINV
C.Sync (])	"O"
C.Sync ()	"1"

#### 2.17.3 Video Signal Connection








Figure 2.17.4 Data Slicer Control (I)

SIF Data Regi	ster 1 (Cap	tion data 1st byte	e read regis	ster) (Rea	d only)					
SIFDR1	7	6 5	4	3	2		1	0		
(00FDBH)	D1ST7	D1ST6 D1ST5	D1ST4	D1ST3	D1ST	[2 [	D1ST1	D1ST0		
										Dead
	D1ST7-0	Caption data 1	st byte rea	d register						Read only
										<b>.</b> ,
SIF Data Regi	ster 2 (Cap	tion data 2nd by	e read regi	ster) (Rea	ad only	)				
SIFDR2	7	6 5	4	3	2		1	0		
(00FDCH)	D2ST7	D2ST6 D2ST5	D2ST4	D2ST3	D2ST	[2 [	D2ST1	D2ST0		
										Read
	D2ST7-0	Caption data 2	nd byte rea	ad registe	r					only
SIF Status Re	gister (Read	d only)								
SIFST	7	6 5	4	3	2		1	0		
(00FDDH)	STCRI	CRIN3 CRIN2	CRIN1	CRIN0	STFL	D	STSB	STDE		
					1	1:	Clock	run in det		
	STCRI	Clock run in de	etection			0:			detection	
	CRIN	CRI number -	1			Actu	ual CRI	number -	- 1	
	STFLD	Field identifica	tion			1:	2nd fie	eld		Read
	OTTED	T leid identified				0:	1st fiel			only
	STSB	Start bit identif	ication flag			1:			of start bit until fall in $\overline{VD}$	. ,
		16-bit data rec	aiva and id	entificatio	n	0: 1:	Other		bit data reception until fall in $\overline{VD}$	-
	STDE	flag		enuncalio		1. 0:	Other			
	I	, v				-				·

Figure 2.17.5 Data Slicer Control (II)

IFSMS1	7	6	5	4	3	2		1	0		
0FDFH)	"0"	SYNC INV	EXSYNC	"1"	CLINE3	CLINE	2 CL	INE1	CLINE0	(Initial value: 0001 101	1)
	SYNCINV	Sync	signal input	inversio	on		0: 1:		version sion of C.Syr	ic external input signal	
	EXSYNC	Sync	signal selec	tion			0: 1:		nal sync sepa mal C.Sync ir		
	CLINE	Settin	g lines piled	l on cap	otion data		0001 0010 0011 0100 0101 0110 0111 1000 1011 1010 1101 1100 1101	: 10 lin : 11 lin : 12 lin : 13 lin : 14 lin : 15 lin : 16 lin : 17 lin : 18 lin : 19 lin : 20 lin : 21 lin : 22 lin : 23 lin : 24 lin : 25 lin	Ies           Ies		Write only

Figure 2.17.6 Data Slicer Control (III)

SIFS1R 7	6 5 4 3	2 1 0	
00FDFH)	GOODV FLINE4 FLINE3	FLINE2 FLINE1 FLINE0	
GOOD	V Monitor signal of synchronization	0: Out of synchronization (One or more) 1: V timing synchronizing	
FLIN	Field scanning line (Standard 262.5 = - 1) Two's complement	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Read

Figure 2.17.7 Data Slicer Control (IV)

The explanation of the monitor signals (GOODV, FLINE) are as follows.

1.GOODV 0: Data slicer can not synchronize video signal.

1: Data slicer can synchronize video signal.


- 2.FLINE The number of field signal scanning line which the data slicer is detecting or monitor flag of detecting state.
- Example: FLINE = 1FH: NTSC signal FLINE = 10H: V synchronizing adjustment

•	Slice Level 7	Control Register (Write/Read) 6 5 4 3	2 1 0			
SLVLCR (00FDAH)		6 5 4 3 - SLVL5 SLVL4 SLVL3 SL		10)		
	SLVL	Slice level (Initial value:) setting Sice level setting	$\begin{array}{c} 000000: \mbox{VPCLAMP} + (1/256) \mbox{V}_{DD} \\ 000001: \mbox{VPCLAMP} + (2/256) \mbox{V}_{DD} \\ 000010: \mbox{VPCLAMP} + (3/256) \mbox{V}_{DD} \\ 000011: \mbox{VPCLAMP} + (4/256) \mbox{V}_{DD} \\ \hline \\ 000100: \mbox{VPCLAMP} + (5/256) \mbox{V}_{DD} \\ \hline \\ \\ \hline \\ 111101: \mbox{VPCLAMP} + (62/256) \mbox{V}_{DD} \\ 111110: \mbox{VPCLAMP} + (63/256) \mbox{V}_{DD} \\ 111111: \mbox{VPCLAMP} + (64/256) \mbox{V}_{DD} \\ \end{array}$	Write		
	SLVL	Slice level (final value)	, , <u>,</u> , <u>,</u>	Read		
	Note 1: \	/PCLAMP (Pedestal clamp) = $(1/2) V_{DD}$				
	C		I read buffer, and cannot be read write-buffer fata. The e instructions. (Bit manipulation instructions such as SE R, etc.)			
Sync-tip Slice DACLCR (00FD9H)	7	ng Register (Write only) 6 5 4 3 DACL6 DACL5 DACL4 DACL3 DA	2 1 0 CL2 DACL1 DACL0 (Initial value: 0100 00	10)		
	DACL	DACL7 to DACL4: Slice level Lower limit setting DACL3 to DACL0: Slice level Upper limit setting	$\begin{array}{c} 0000: VSCLAMP + (3/512) V_{DD} \\ 0001: VSCLAMP + (6/512) V_{DD} \\ 0011: VSCLAMP + (9/512) V_{DD} \\ 0011: VSCLAMP + (12/512) V_{DD} \\ \vdots & \vdots \\ 1101: VSCLAMP + (42/512) V_{DD} \\ 1110: VSCLAMP + (45/512) V_{DD} \\ 1111: VSCLAMP + (48/512) V_{DD} \\ \end{array}$			
		•				

Figure 2.17.8 Data Slicer Control (V)

#### 2.17.4 Clamp and Data Slicer Operation

The slicer uses the following steps to obtain the caption signals:



The data slicer has two separation circuits:

- a. Sync signal (sync tip clamp + sync signal slice) separation.
- b. Caption data (pedestal clamp + data slice) separation.

The two circuits are described briefly below.

- a. Sync signal (Sync tip clamp + sync signal slice)
  - a-1 Sync tip clamp (Pin 40) ...... The sync tip is clamped at (204/512) V<sub>DD</sub> [V] as shown in Figure 2.17.9.




Figure 2.17.9 Sync Signal Slice

a-2 Method of sync signal slice

The sync signal is separated as shown in Figure 2.17.9.

Sync signal separation is accomplished by comparing the voltage of the sync tip-clamped video signal with the sync tip slice level. For a  $1 \rightarrow 2$  video signal change, if the sync signal after separation is high, the slice level A is selected; if low, the slice level B is selected.

(Sync tip slice level)

Slice level = VSCLAMP + {(3 + 3X)/512} V<sub>DD</sub> V<sub>DD</sub>: Power supply voltage

VSCLAMP: Sync tip clamp voltage = (204/512) V<sub>DD</sub>

X: Setup data (4 bits)

- b. Caption data (Pedestal clamp + data slice)
  - b-1 Pedestal clamp (Pin 41)...... Clamped at (1/2) VDD [V] as shown in Figure 2.17.10.




Figure 2.17.10 Pedestal Clamp

b-2 Method of data slice

The data slice level constitutes a level at which the CCD data is differentiated. The slice level's setup value is indicated by the following:

Slice level = VPCLAMP + (X/256) V<sub>DD</sub> [V]

VDD: Power supply voltage

VPCLAMP: Pedestal clamp voltage = (1/2) V<sub>DD</sub>

X: Setup data (6 bits)

b-3 Automatic slice level correction circuit

The slice level is corrected to the appropriate value during the CRI period.

Slice level correction always begins with the setup value of SLVL (Bit5 to bit0 of SLVLCR).

If you want the last value to become the initial value of the next slice level, set it to SLVL (Bit5 to bit0 of SLVLCR).

# Input/Output Circuit

(1) Control pins

The input/output circuitries of the TMP88CS38B/CM38B/CP38B control pins are shown below.

Control Pin	I/O	Input/Output Circuitry	Remarks
XIN XOUT	I/O	Osc. enable	Resonator connection pins (High frequency) $R_{f} = 1.2 \text{ M}\Omega \text{ (typ.)}$ $R_{O} = 0.5 \text{ k}\Omega \text{ (typ.)}$
RESET	I/O	Address-trap-reset Watchdog-timer-reset System-clock-reset	Sink open-drain output Hysteresis input Pull-up resistor $R_{IN} = 220 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$
STOP / INT5 (P20)	Input		Hysteresis input $R = 1 \ k\Omega \ (typ.)$
TEST	Input		Pull-down resistor R <sub>IN</sub> = 70 MΩ (typ.) R = 1 kΩ (typ.)
OSC1 OSC2	I/O	Osc. enable	Pin for connecting a resonator for on-screen display $R_f = 1.2 \ M\Omega \ (typ.)$ $R_O = 0.5 \ k\Omega \ (typ.)$

(2) Input/output ports

Port	I/O	Input/Output Circuitry	Remarks
		Initial "High-Z"	Sink open-drain output Hysteresis input
P20	I/O		R = 1 kΩ (typ.)
P30 to P33		Initial "High-Z"	Tri-state I/O Hysteresis input
P50, P57 P70, P71	I/O		R = 1 kΩ (typ.)
P34, P35,	I/O	Open drain output enable	Tri-state I/O or open-drain output programmable Hysteresis input
P51, P52			R = 1 kΩ (typ.)
			Tri-state I/O
P40 to P47	I/O		R = 1 kΩ (typ.)
		Initial "High-Z"	Tri-state I/O Hysteresis input Key-on wakeup input $(V_{IL4} = 0.65 \times V_{DD})$
P53 to P56	I/O	Disable $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$	$\begin{aligned} R &= 1 \ k\Omega \ (typ.) \\ R_A &= 5 \ k\Omega \ (typ.) \\ C_A &= 22 \ pF \ (typ.) \end{aligned}$
		Key-on wakeup	

Port	I/O	Input/Output Circuitry	Remarks
P60,	I/O	Initial "High-Z"	Sink open-drain output High current output $I_{OL} = 20 \text{ mA (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$ $R_A = 5 \text{ k}\Omega \text{ (typ.)}$
P61	P61 <sup>1/0</sup>	CA CA Key-on wakeup	$C_A = 22 \text{ pF (typ.)}$ $C_A = 22 \text{ pF (typ.)}$ $Key-on \text{ wakeup input}$ $(V_{IL4} = 0.65 \times V_{DD})$
P62			Tri-state I/O High current output I <sub>OL</sub> = 20 mA (typ.)
(at CSOUT)	I/O		R = 1 kΩ (typ.)
P62,		Initial "High-Z"	Sink open-drain output High current output I <sub>OL</sub> = 20 mA (typ.)
P63	I/O		R = 1 kΩ (typ.)
P64		Initial "High-Z"	Tri-state I/O R = 1 kΩ (typ.)
to P67	I/O		

# **Electrical Characteristics**

Absolute Maximum Rating	S	$(V_{SS} = 0 V)$			
Parameter	Symbol	Pins	Ratings	Unit	
Supply voltage	V <sub>DD</sub>	_	-0.3 to 6.5		
Input voltage	V <sub>IN</sub>	_	$-0.3$ to $V_{DD} \pm 0.3$	V	
Output voltage	V <sub>OUT1</sub>	_	$-0.3$ to $V_{DD} \pm 0.3$		
Output current (Per 1 pin)	I <sub>OUT1</sub>	Ports P2, P3, P4, P5, P64 to P67, P7	3.2		
Output current (Fer 1 pin)	I <sub>OUT2</sub>	Ports P60 to P63	30	mA	
Output current (Total)	$\Sigma I_{OUT1}$	Ports P2, P3, P4, P5, P64 to P67, P7	120		
	$\Sigma I_{OUT2}$	Ports P60 to P63	120		
Power dissipation [Topr = 70°C]	PD	_	TMP88CS38: 600 TMP88CP38A/CM38A: 400	mW	
Soldering temperature (Time)	Tsld	-	260 (10 s)		
Storage temperature	Tstg	_	-55 to 125	°C	
Operating temperature	Topr	_	-30 to 70		

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Parameter	Symbol	Pins	Conditions		Min	Max	Unit
			Fc = 16  MHz	NORMAL mode			
Supply voltage	V <sub>DD</sub>		Fc = 16  MHz	IDLE mode	4.5	5.5	
				STOP mode			
Input high voltage	V <sub>IH1</sub>	Except hysteresis input	עם = 4.5 to 5.5V		$V_{DD} \times 0.70$	VDD	V
input nigh voltage	V <sub>IH2</sub>	Hysteresis input	$v_{DD} = 4.5 10.5$	.5V	$V_{DD} \times 0.75$	V DD	v
	V <sub>IL1</sub>	Except hysteresis input	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$ 0 $V_{DD}$			$V_{DD} \times 0.30$	
Input low voltage	V <sub>IL2</sub>	Hysteresis input			$V_{DD} \times 0.25$		
	V <sub>IL4</sub>	Key-on wakeup input				$V_{DD} \times 0.65$	
	fc	XIN, XOUT	$V_{DD} = 4.5$ to 5	5.5V	8.0	16.0	
Clock frequency	face	6 0001 0000	V <sub>DD</sub> = 4.5 to 5.5V	fc = 8 MHz	8.0	12.0	MHz
	IOSC	f <sub>OSC</sub> OSC1, OSC2		fc = 16 MHz	16.0	24.0	

Recommended Operating Conditions  $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

- Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (Supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.
- Note 2: Clock frequency fc: Supply voltage range is specified in NORMAL mode and IDLE mode.

Note 3: Smaller value is alternatively specified as the maximum value.

DC Char	acteristics	6 (V <sub>SS</sub> = 0	) V, Topr = −30 to 70°C)				
Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis voltage	V <sub>HS</sub>	Hysteresis inputs		-	0.9	-	V
	I <sub>IN1</sub>	TEST	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 5.5 \text{ V}/0 \text{ V}$	-	-	±2	
Input current	I <sub>IN2</sub>	Open-drain ports	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 5.5 \text{ V}/0 \text{ V}$	-	-	±2	μA
input current	I <sub>IN3</sub>	Tri-state ports	$V_{DD}=5.5$ V, $V_{IN}=5.5$ V/0 V	-	-	<u>+</u> 2	μΑ
	I <sub>IN4</sub>	RESET, STOP	$V_{DD} = 5.5$ V, $V_{IN} = 5.5$ V/0 V	-	-	±2	
Input resistance	R <sub>IN2</sub>	RESET	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 0 \text{ V}$	100	220	450	kΩ
Output leakage	I <sub>LO1</sub>	Sink open-drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	-	-	2	μA
current	I <sub>LO2</sub>	Tri-state ports	$V_{DD} = 5.5 \text{ V}, \text{ V}_{OUT} = 5.5 \text{ V/0 V}$	-	-	±2	μΑ
Output high voltage	V <sub>OH2</sub>	Tri-state ports	$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -0.7 \text{ mA}$	4.1	-	-	
Output low voltage	V <sub>OL</sub>	Except XOUT, OSC2 and ports P60 to P63	$V_{DD} = 4.5 \text{ V}, \ I_{OL} = 1.6 \text{ mA}$	-	-	0.4	V
Output low current	I <sub>OL3</sub>	Port P60 to P63	$V_{DD} = 4.5 \text{ V}, \text{ V}_{OL} = 1.0 \text{ V}$	-	20	-	
Supply current in NORMAL mode			$V_{DD} = 5.5 V$ fc = 16 MHz (Note 3)	-	25	30	mA
Supply current in IDLE mode	I <sub>DD</sub>	_	$V_{IN} = 5.3 \text{ V/0.2 V}$	_	20	25	
Supply current in STOP mode			$V_{DD} = 5.5 V$ $V_{IN} = 5.3 V/0.2 V$	-	0.5	10	μA

٦ 1.1

Note 1: Typical values show those at Topr =  $25^{\circ}$ C,  $V_{DD} = 5$  V.

Note 2: Input current  $I_{IN3}$ : The current through resistor is not included.

Note 3: Supply current I<sub>DD</sub>: The current (Typ. 0.5 mA) through ladder resistors of ADC is included in NORMAL mode and IDLE mode.

AD Conversion Characteristics		(V_{SS} = 0 V, V_{DD} = 4.5 V to 5.5 V, Topr = -30 to 70°C)				
Parameter Symbol		Conditions	Min	Тур.	Max	Unit
Analog reference voltage	V <sub>AREF</sub>	supplied from V <sub>DD</sub> pin.	-	V <sub>DD</sub>	-	
Analog reference voltage	V <sub>ASS</sub>	supplied from $V_{SS}$ pin.	-	0	-	v
Analog reference voltage range	$\Delta V_{AREF}$	$= V_{DD} - V_{SS}$	-	V <sub>DD</sub>	_	v
Analog input voltage	V <sub>AIN</sub>		V <sub>SS</sub>	_	V <sub>DD</sub>	
Nonlinearity error			-	_	±1	
Zero point error		V <sub>DD</sub> = 5.0 V	-	_	±2	LSB
Full scale error		vDD = 3.0 v	_	_	±2	130
Total error			-	-	±3	


Note: The total error means all error except quanting error.

AC Characteristics		$(V_{SS}$ = 0 V, $V_{DD}$ = 4.5 V to 5.5 V, Topr = –30 to 70°C)					
Parameter Symbol		Conditions	Min	Тур.	Max	Unit	
Machine cycle time	t <sub>cy</sub>	in NORMAL mode	0.5	-	1.0	μS	
		in IDLE mode				μο	
High level clock pulse width	T <sub>WCH</sub>	for external clock operation	31.25	_	_	ns	
Low level clock pulse width	T <sub>WCL</sub>	(XIN input), fc = 16 MHz	01.20			113	

Recommended Oscillating Conditions

(V\_{SS} = 0 V, V\_{DD} = 4.5 V to 5.5 V, Topr = -30 to 70^{\circ}C)

Parameter	Oscillator	Oscillation	Recorr	Recommended Oscillator		mended stant
		Frequency			C <sub>1</sub>	C <sub>2</sub>
High-frequency oscillation	Ceramic resonator	8 MHz	Murata	CSA 8.00MTZ	30 pF	30 pF
		16 MHz	Murata	CSA 16.00MXZ040	5 pF	5 pF




- Note 1: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode ray tube).
- Note 2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL:

http://www.murata.co.jp/search/index.html

#### Recommended Oscillating Conditions

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 V to 5.5 V, Topr = -30 to  $70^{\circ}$ C)

Item	Resonator	Oscillation	Recommended Parameter Value			
	Resolitator	Frequency	L (μΗ)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	
		8 MHz	33	5 to 30	10	
		12 MHz	15	5 to 30	10	
Oscillation for OSD	LC resonator	16 MHz	10	5 to 30	10	
		20 MHz	6.8	5 to 25	10	
		24 MHz	4.7	5 to 25	10	



The frequency generated in LC oscillation can be obtained using the following equations.

$$f = \frac{1}{2\pi\sqrt{LC}}, C = \frac{C_1 \cdot C_2}{C_1 + C_2}$$

 $C_1$  is not fixed at a constant value. It can be changed to tune into the desired frequency.

Changing L and  $C_2$  from the values recommended for a specific frequency may hamper a stable OSD display.

If the LC oscillation frequency is the same as a high-frequency clock value, the oscillation of the high-frequency oscillator may cause the LC oscillation frequency to fluctuate, thus making OSD displays flicker.

When determining these parameters, please check the oscillation frequency and the stability of oscillation on your TV sets.

Also check the determined parameters on your final products, because the optimum parameter values may vary from one product to another.


Note 2: When using the LSI package in a strong electric field, such as near a CRT, electrically shield the package so that its normal operation can be maintained.

Note 1: Toshiba's OSD circuit determines a horizontal display start position by counting clock pulses generated in LC oscillation. For this reason, the OSD circuit may fail to detect clock pulses normally, resulting in the horizontal start position becoming unstable, at the beginning of oscillation, if the oscillation amplitude is low.


### Notice of ROM Entry

When you make a ROM data entry for TMP88CS38B and TMP88CM38B/CP38B, Please transfer one file including program area, vector table area and OSD font area.

The ROM area must be transferred is as follows.




Flow of ROM data entry



# Package

P-SDIP42-600-1.78

Unit: mm



P-QFP44-1414-0.80K

Unit: mm

