DOUBLE PLL FOR MOTOR CONTROL


This is a LSI designed for motor-controlling the copying machine of which motor-rotation speed is necessary to be varied freely. With built-in PLL and VCO for reference signal generation, reference frequency can voluntarily be varied externally.

- . Through using built-in VCO, PD, phase comparator and divider reference frequencies can be obtained.
- . AFC and APC applied with 8-bit D/A converter system is incorporated, and transistor of bipolar type is provided at the output for Buffer Amplifier
- . Lock range can be switched.
- Reference voltage output for filiter-amplifier is provided.
- Lock detection output and reverse rotation signal output are provided.


MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	v_{DD}	-0.3~7.0	v
Input Voltage	VIN	-0.3~V _{DD} +0.3	V
Power Dissipation	PD	300	mW
Operating Temperature	Topr	-30~75	°C
Storage Temperature	Tstg	-55~125	°C


Unit in mm




Unit in mm




PIN CONNECT






BLOCK DIAGRAM TC9192P



BLOCK DIAGRAM TC9192F



CHARACTERIS	STIC	SYMBOL	TEST CONDITIO	N	MIN.	TYP.	MAX.	
Operating Power Voltage	Supply	V _{DD}			4.5	~	5.5	
Power Supply Cu	rrent	$I_{ m DD}$		*		7	20	
VCO BLOCK				r	— т	r		_
Max. Operating D	Frequency	fvco Max	C=33pF, RL=0V	*	4.0	6.0		_
VCO Applicable 1	Range	fvco	Constant of C is varied with fyco	*	0.5	~	4.0	_
VCO Deviation		∆ fvco	C=Constant, R _L =2	. OV *		±50	-	_
VCO Fsig Freque	ncy Range	fCPIN	F _{sig} N=2560 *		0.5	_~	4.0	_
FG AMPLIFIER BL	OCK							_
Operating Frequ		fFG	V _{IN} =0.5V _P -p	*		_~	10	
Input Operating	Voltage	VFG	ffg=10kHz, Sine	wave *	0.5	~	V _{DD} -0.5	_
Fref Frequency	Range	fref		*	0.2	~	2.0	_
APC, AFC, D/A C	ONVERTER B	LOCK			·			
Max. Deviation	Measuri		Measuring at buf output	fer	-	±2.5	±6.5	_
Resolution					-	V _{DD} /256		L
Ladder Resistance		RD			30	50	70	
BIPOLAR TRANSFO	RMER OUTPU	T CURRENT	(APC, AFC, V _{ro} T	ERMINAL)			_
	"H" Level	IOHB	V _{OH} =3V		-	-1.6	-0.8	L
Output Current	"L" Level	IOLB	V _{OL} =2V		30	50	200	L
Output Voltage		Vro	Reference Output Voltage		1.6	1.9	2.2	
PHASE COMPARATO	OR CHARACTE	RISTIC (I						_
	"H" Level	I _{OHD} 0			~	_	-1.0	
Output Current	"L" Level	IOLDO		·	1.0	2.0	~	L
Output Leak Cur at OFF	crent	I _{OZD0}			_	-	±0.1	
Input Leak Curi	rent	I _{IH} /I _{IL}	Fref, VC termina	1	~	-	±1.0	-
Pull-up Resista		RIN	LW, R/S terminal		15	30	45	1
T	"H" Level	VIH	FG _{IN} , LW, R/S te	rminal	0.7×V _{DD}	~	V _{DD}	-
Input Voltage	"L" Level VIL Fref	Fref	ref		~	0.3×V _{DD}	1	
0. ++	"H" Level	IOH	1 ′	OH=4V	-	-1.0	-0.5	
Output Current	"L" Level	IOL	terminal	OL=1V	0.5	1.0		
Nch OPEN DRAIN	CURRENT							_
Nch ON Current		I _{OLD}	RH terminal	/G=5V	1.5	2.5		1
Nob OFF Current		IOID	1	/G=OV		_	±1.0	
men off outlen			V _{DD} =4.5V~5.5V, T	n=-30~75	S°C.		-	


FUNCTIONAL DISCRIPTION OF EACH PIN

PIN No.		SYMBOL	FUNCTION, OPERATION	REMARKS		
P	F	STRIBUL	PONCITON, OLEKATION	KEFIAKKS		
18	20	V _{DD}	Power supply voltage terminal and grounding			
1	1	GND	terminal.			
2	2	Fref	Reference frequency input terminal for phase comparator.	C-MOS input		
3	3	Fsig	1/2560 dividing output terminal of VCO frequency, internally comparison signal is made.	C-MOS output		
5	5	LW	Switching terminal of lock range. at LW="H", normal range. at LW="L", double range.	Built-in pull-up resistance speed		
6	7	FGIN	Pulse input terminal for indicating the rotation speed of motor.	Built-in amp.		
7	8	APC	Output terminal of APC 8-bit D/A converter output.	Built-in bipolar transistor		
8	9	AFC	Output terminal of AFC 8-bit D/A converter output.	Built-in bipolar transistor		
9	10	V _{ro} .	Output terminal for reference voltage.	Built-in bipolar transistor		
10	11	RV	Reverse rotation signal for output driver.	C-MOS output		
11	12	R/S	RUN/STOP switching terminal of motor at R/S="L", RUN. at R/S="H", STOP	Built-in pull-up resistance		
12	13	LD	Lock detecting terminal. When the rotation frequency is within lock range, "H" level, and in other cases, "L" level.	C-MOS output		
13	14	С	Terminal attached with capacitor for adjusting frequency. Internal control signal is made.			
14	15	RL	Current control terminal for controlling VCO frequency.			
15	17	RH	Current control output terminal for VCO	VC RH		
16	18	VC	Voltage control input terminal for VCO			
17	19	DO	Output terminal of phase comparator	C-MOS input		
4	4	Tset	Input terminal of internal test. Generally ground.	C-MOS input		
-	6,16	NC	No connect			

EXPLANATION OF OPERATION

TC9192P/F has double PLL which is consist of AFC/APC loop for motor-controlling and phase feedback loop for reference signal. In the following operation of respective block is explained.

1. Phase Feedback Loop




- (1) Voltage controlled oscillator terminal (C,RL,RH,VC)
 - . Voltage controlled oscillator (VCO) is consist of the Nch open drain FET (VC,RH, terminal) and current controlled oscillator (RL,C terminal) combinated.

VCO is an oscillator of which oscillation frequency is controlled by given control voltage. The control voltage and oscillation frequency are proportional.

- . The operation frequency range of VCO is $0.5 \sim 4 \, \mathrm{MHz}$.
- . Frequency which is obtained by VCO becomes control signal (CP) of AFC, $\mbox{APC loop}$ in next step.

- (2) Phase comparator output terminal (Fsig, Fref, DO)
 - . Phase comparator detects the input pulse difference, and outputs at DO the positive and the negative pulses proportioned with the phase difference.

PHASE COMPARATOR TIMING CHART



• Fref terminal is reference signal input terminal of APC/AFC loop control signal (CP), the motor speed (the number of FG pulses of motor) is decided by it.

The relations between FG, Fref and FG is as follows;

 $f_{x}(CP)=2560 \times Fref[Hz]$: Relation between Fref and control signal (CP)

 $f_{\text{X}(\text{CP})}\text{=}20\times128\times\text{FG}\left[\text{Hz}\right]$: Relation between FG and control signal (CP)

- ... This relation becomes "FG=Fref[Hz]"
- . Fref input terminal is a C-MOS structure.
- . Fsig output terminal is output comparison signal of phase comparator.

2. APC/AFC Loop

- (1) FG pulse input terminal (FGIN)
 - . This is the input terminal of FG pulse for indicating the motor speed, and this signal becomes the comparison frequency of internal PLL.
 - . Since the amplifier and the Schmitt circuit are incorporated, operation is made with the small amplitude through the coupling capacitor.

- (2) Output terminals (APC, AFC) of phase control system (APC) and speed control system.
 - . AFC is F-V converter against FG $_{\rm IN}$ frequency and is fabricated with 8-bit D/A converter.
 - . APC is the phase comparator (ϕ -V converter) for comparing the phase difference ϕ between $\frac{1}{2}$ FG signal and the reference signal FS', and is also fabricated with 8-bit D/A converter. (Note) FS'= $\frac{1}{2}$ FS
 - . Both APC and AFC perform three kinds of operations described below.
 - a) When FGIN frequency is within the lock range, both APC and AFC perform the normal operation against FGIN.

Against the reference synchronization FS, the lock range is


at LW="L",
$$+9.3\%$$
, -10.6% (about $\pm 10\%$)


(Note) Reference frequency
$$FS = \frac{f_x(CP)}{20 \times 128}$$
 [Hz]

- b) When FGIN frequency is under the lock range (under speed), the outputs of APC and AFC are fixed at "H" level.
- c) When $FG_{\rm IN}$ frequency is over the lock range (over speed), the outputs of APC and AFC are fixed at "L" level.
- . When the motor is in STOP state (R/S=H or Open), both the outputs of AFC and APC are fixed at "L" level.
- . Bipolar transformer is incorporated at the output stage of both APC and $\ensuremath{\mathsf{AFC}}$.


CHANGE OF APC OUTPUT AGAINST FGIN FREQUENCY

CHANGE OF APC OUTPUT AGAINST PHASE DIFFERENCE ϕ






- . Timing charts of AFC and APC within lock range
 - a. AFC (speed control system)



- (3) Output terminal for reference voltage generation (Vro)
 - . Vro is the transistor output terminal for the reference voltage of the operational amplifier which controls the motor by means of synthesizing the outputs of APC and AFC.
 - . V_{TO} is fixed at $\frac{1}{2}$ V_{DD} - V_{F} internally through dividing the resistance, and the output is fabricated into bipolar transistor construction.
- (4) Lock range switching input terminal (LW)
 - . This is the terminal for switching the lock range of APC and AFC, and two kinds of lock ranges can be selected through operating this terminal.
 - at LW="H", normal lock range (±5%)
 - at LW="L", double lock range (±10%)
- (5) RUN/STOP input terminal (R/S)
 - . RUN/STOP signals of motor are input. RUN="L", STOP="H" or open
 - . During RUN(R/S=L), APC, AFC and LD perform the normal operation against FGIN frequency. During STOP(R/S=H or Open), APC, AFC and LD are all fixed at "L" level.
 - . Pull-up resistance and chattering prevention circuit are incorporated.
- (6) Lock detection terminal (LD) This is the output terminal for lock detection. When FGIN frequency is within lock range, the terminal is at "H" level, and in other cases, at "L" level.
- (7) Reverse rotation signal output terminal (RV)
 - . RV is the reverse rotation signal output for applying the brake to the motor when the motor is changed to STOP state.
 - . When STOP state is turned out, RV becomes "H" level, and when the frequency of FGIN becomes below $\frac{1}{8}$ FS, "L" level. In other cases, RV is fixed at "L" level.


EXAMPLE OF APPLICATION CIRCUIT (Pin connect is TC9192P)



CHARACTERISTIC TEST CIRCUIT (Pin connect is TC9192P)

(1) Operating Supply Current (IDD)


(2) VCO Operating Frequency Range (fvco)



(3) FGIN Input Sensitivity

(2) (3)

 $V_{\rm DD} = 4.5 \sim 5.5 \text{ V}$



(5) VCO Operating Frequency Range (2) (fvco) I_{DS} 33pF $V_{\mathrm{DD}} = 5 \mathrm{V}$ (17)(16)(15) (12)(11)(10) OSCILLOSCOPE & FREQUENCY COUNTER

(4) Nch Open Drain Current (ID)

