

AD8251

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.326.8703 © 2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

AD8251—Specifications.....	3	Transparent Gain Setting Mode:	5
Timing Diagram	5	Write Enable Gain Setting Mode:.....	5
Absolute Maximum Ratings.....	5	Outline Dimensions	5
Pin Configurations And Functional Descriptions	5	ESD Caution.....	5
		Preliminary Revision : B	

REVISION HISTORY

AD8251—SPECIFICATIONS

Table 1. $V_S = \pm 12\text{ V}$, $V_{REF} = 0\text{ V}$ (@ $T_A = 25^\circ\text{C}$, $G = +1$, $R_L = 2\text{ k}\Omega$, unless otherwise noted.)

Parameter	Conditions	AD8251ARM			Unit
		Min	Typ	Max	
COMMON-MODE REJECTION RATIO (CMRR)					
CMRR to 60 Hz with 1 k Ω Source Imbalance	$V_{CM} = -10\text{ V to }+10\text{ V}$ $G = 1$ $G = 2$ $G = 4$ $G = 8$		80 86 92 98		dB dB dB dB
CMRR to 50kHz	$V_{CM} = -10\text{ V to }+10\text{ V}$ $G = 1$ $G = 2$ $G = 4$ $G = 8$		80		dB dB dB dB
NOISE					
Voltage Noise, 1kHz	$G=1$ $G=2$ $G=4$ $G=8$		32 20 15 13		nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$
RTI, 0.1 Hz to 10 Hz	$G=1$ $G=2$ $G=4$ $G=8$				$\mu\text{V p-p}$ $\mu\text{V p-p}$ $\mu\text{V p-p}$ $\mu\text{V p-p}$
Current Noise	$f = 1\text{ kHz}$				fA/ $\sqrt{\text{Hz}}$
VOLTAGE OFFSET					
Offset, V_{OS}	$G=1$, $V_S = \pm 5\text{ V to } \pm 12\text{ V}$		250		μV
Over Temperature	$T = -40^\circ\text{C to }+85^\circ\text{C}$				μV
Average TC	$T = -40^\circ\text{C to }+85^\circ\text{C}$				$\mu\text{V}/^\circ\text{C}$
Offset, V_{OS}	$G=2$, $V_S = \pm 5\text{ V to } \pm 12\text{ V}$		150		μV
Over Temperature	$T = -40^\circ\text{C to }+85^\circ\text{C}$				μV
Average TC	$T = -40^\circ\text{C to }+85^\circ\text{C}$				$\mu\text{V}/^\circ\text{C}$
Offset, V_{OS}	$G=4$, $V_S = \pm 5\text{ V to } \pm 12\text{ V}$		100		μV
Over Temperature	$T = -40^\circ\text{C to }+85^\circ\text{C}$				μV
Average TC	$T = -40^\circ\text{C to }+85^\circ\text{C}$				$\mu\text{V}/^\circ\text{C}$
Offset, V_{OS}	$G=8$, $V_S = \pm 5\text{ V to } \pm 12\text{ V}$		75		μV
Over Temperature	$T = -40^\circ\text{C to }+85^\circ\text{C}$				μV
Average TC	$T = -40^\circ\text{C to }+85^\circ\text{C}$				$\mu\text{V}/^\circ\text{C}$
Offset Referred to the Input vs. Supply (PSR)	$V_S = \pm 8\text{ V to } \pm 12\text{ V}$				
$G = 1$			115		dB
$G = 2$			110		dB
$G = 4$			110		dB
$G = 8$		96	110		dB
INPUT CURRENT					
Input Bias Current			10	25	nA
Over Temperature	$T = -40^\circ\text{C to }+85^\circ\text{C}$			35	nA

Parameter	Conditions	AD8251ARM			Unit	
		Min	Typ	Max		
Average TC	T = -40°C to +85°C				pA/°C	
Input Offset Current			5	10	nA	
Over Temperature					nA	
Average TC				1.5		pA/°C
DYNAMIC RESPONSE						
Small Signal -3dB Bandwidth	G=1		17		MHz	
	G=2		15		MHz	
	G=4		12		MHz	
	G=8		5		MHz	
Settling Time 0.01%	10 V Step					
	G=1		0.5		μS	
	G=2				μS	
	G=4				μS	
Settling Time 0.001%	G=8				μS	
	10 V Step					
	G=1		1.5		μS	
	G=2				μS	
Slew Rate	G=4				μS	
	G=8				μS	
	G=1	20		35	V/μS	
	G=2	30		35	V/μS	
Total Harmonic Distortion + Noise	G=4	30		35	V/μS	
	G=8	30		35	V/μS	
	RL = 100kOhms, G=1				%	
	RL = 2kOhms, G=1				%	
GAIN						
Gain Range: 1, 2, 4, 8	V _{OUT} = ±10 V G=1 G=2 G=4 G=8 V _{OUT} = -10 V to +10 V G=1, R _L = 10 kΩ G=2, R _L = 10 kΩ G=4, R _L = 10 kΩ G=8, R _L = 10 kΩ G=1-8, R _L = 2 kΩ All Gains	1		10	V/V	
Gain Error			0.05		%	
Gain Nonlinearity		G=1, R _L = 10 kΩ		4		ppm
		G=2, R _L = 10 kΩ		4		ppm
		G=4, R _L = 10 kΩ		4		ppm
		G=8, R _L = 10 kΩ		4		ppm
Gain Nonlinearity		G=1-8, R _L = 2 kΩ		4		ppm
Gain vs. Temperature		All Gains			10	ppm/°C
INPUT						
Input Impedance						
Differential				1 2		GΩ pF
Common Mode				1 2		GΩ pF
Input Operating Voltage Range		V _S = ±5 V to ±12 V	-V _S + 1		+V _S 1.5	v
Over Temperature		T = -40°C to +85°C				v

Parameter	Conditions	AD8251ARM			Unit
		Min	Typ	Max	
OUTPUT	$R_L = 10\text{ k}\Omega$,				
Output Swing	$V_S = \pm 5\text{ V to } \pm 12\text{ V}$	$-V_S + 1.5$		$+V_S - 1.5$	V
Over Temperature	$T = -40^\circ\text{C to } +85^\circ\text{C}$		20		V
Short Circuit Current					mA
REFERENCE INPUT					
R_{IN}	$V_{IN+}, V_{IN-}, V_{REF} = 0$		20		$\text{k}\Omega$
I_{IN}		$-V_S$		$+V_S$	μA
Voltage Range					V
Gain to Output					V/V
Digital Logic Inputs					V
Digital Ground Voltage, DGND	Referenced to DGND		1		V
Digital Input Voltage Low	Referenced to DGND		4		V
Digital Input Voltage High					V
Digital Input Leakage Current					pA
Gain Switching Time					ns
T_{SU}					ns
T_{HD}					ns
T_{WR_LO}					ns
T_{WR_HI}					ns
POWER SUPPLY					
Operating Range ³		± 5		± 12	
Quiescent Current			3.5		mA
Over Temperature	$T = -40^\circ\text{C to } +85^\circ\text{C}$				mA
TEMPERATURE RANGE					
Specified Performance		-40		$+85$	$^\circ\text{C}$

TIMING DIAGRAM




Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS


Table 2. AD8251 Absolute Maximum Ratings

Parameter	Rating
Supply Voltage	+/-14V
Power Dissipation	See Figure 2
Output Short Circuit Current	
Common-Mode Input Voltage	-Vs - 0.5 V to +Vs + 0.5 V
Differential Input Voltage	V
Storage Temperature	-65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature Range (Soldering 10 sec)	°C
Junction Temperature	°C
Θ _{JA} (4 layer JEDEC Standard)	°C/W

Board)	
Package Glass Transition Temperature	°C
ESD (Human Body Model)	kV
ESD (Charge Device Model)	kV
ESD (Machine Model)	kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATIONS AND FUNCTIONAL DESCRIPTIONS



NC = NO CONNECT

Figure 3. 10-Lead MSOP

Table 3. Pin Function Descriptions—
10-Lead MSOP(ARM PACKAGE)

Pin No.	Name	Description
1	-IN	Inverting Input Terminal (True differential input)
2	DGND	Digital Ground.
3	-Vs	Negative Supply Terminal
4	A0	Gain Setting Pin (LSB)
5	A1	Gain Setting Pin (MSB)
6	$\overline{\text{WR}}$	Write Enable
7	VOUT	Output Terminal
8	+Vs	Positive Supply Terminal
9	VREF	Reference Voltage Terminal (drive this pin with a low impedance voltage source to level shift the output signal)
10	+IN	Non-inverting Input Terminal (True differential input)

GAIN SETTING

The AD8251's gains are set digitally. The A0 and A1 pins must be set either HIGH or LOW with respect to digital ground, DGND. The $\overline{\text{WR}}$ pin is a tri-state switch. It may be set to one of three levels, HIGH, LOW or to $-V_S$. A HIGH signal is typically greater than 4V but less than 6V and a LOW signal is typically less than 1V but higher than DGND, 0V. Gains can be programmed using the following methods:

TRANSPARENT GAIN SETTING MODE:

In this mode, the gain is set by toggling A0 and A1 to HIGH or LOW. To enable transparent mode, tie $\overline{\text{WR}}$ to $-V_S$. This configures the AD8251 to change gains when A0 and A1 are set according to Table 4.

Table 4. . Transparent Mode Gain Settings

G	$\overline{\text{WR}}$	A1	A0
1	$-V_S$	LO	LO
2	$-V_S$	LO	HI
4	$-V_S$	HI	LO
8	$-V_S$	HI	HI

WRITE ENABLE GAIN SETTING MODE:

In this mode, the gains are changed only during the negative edge of the $\overline{\text{WR}}$ strobe. So for instance, the gain is determined by the two bit value held on A0 and A1 at the time the $\overline{\text{WR}}$ strobe transitions from HIGH to LOW.





Table 5. : Write Enable Mode Gain Settings

Gain (changes to)	$\overline{\text{WR}}$	A1	A0
1	HI -> LO	LO	LO
2	HI -> LO	LO	HI
4	HI -> LO	HI	LO
8	HI -> LO	HI	HI
No Change	LO->LO	X	X
No Change	LO->HI	X	X
No Change	HI-> HI	X	X

X = don't care

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 4. 10 Lead MSOP (RM) – Dimensions shown in millimeters

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table 6. Ordering Guide

AD00000 Products	Temperature Package	Package Description	Package Option	Branding
AD8251ARZ	–40°C to +85°C	10-Lead MSOP	RM-10	
AD8251ARZ-RL	–40°C to +85°C	10-Lead MSOP	RM-10	
AD8251ARZ-R7	–40°C to +85°C	10-Lead MSOP	RM-10	
AD8251-EVAL		Evaluation Board		