

FEATURES

460 kbps data rate

1 Tx and 1 Rx

Meets EIA-232E specifications

0.1 μ F charge pump capacitors

ESD protection to IEC1000-4-2 (801.2)

on CMOS and RS-232 I/Os

± 8 kV: contact discharge

± 15 kV: air gap discharge

APPLICATIONS

General-purpose RS-232 data link

Portable instruments

Handsets

Industrial/Telecom Diagnostics Ports

GENERAL DESCRIPTION

The ADM3101E transceiver is a high speed, single-channel RS-232/V.28 interface devices that operate from a single 3.3 V power supply. Low power consumption make it ideal for battery-powered portable instruments.

The ADM3101E conforms to the EIA-232E and CCITT V.28 specifications and operates at data rates up to 460 kbps.

All RS-232 (T_{OUT} and R_{IN}) and CMOS (T_{IN} and R_{OUT}) inputs and outputs are protected against electrostatic discharges (up to ± 15 kV ESD Protection). This ensures compliance with IEC 1000-4-2 requirements.

This device is ideally suited for operation in electrically harsh environments or where RS-232 cables are frequently being plugged/unplugged with the ± 15 kV ESD protection of the ADM3101E's I/O pins.

Emissions are also controlled to within very strict limits. CMOS technology is used to keep the power dissipation to an absolute minimum, allowing maximum battery life in portable applications.

Four external 0.1 μ F charge pump capacitors are used for the voltage doubler/inverter permitting operation from a single 3.3 V supply.

The ADM3101E is available in a 12-lead LFCSP.

Rev. PrD

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADM3101E Functional Block Diagram

Table of Contents

Specifications.....	3	Receiver Section	8
Absolute Maximum Ratings.....	4	CMOS Input Voltage Thresholds	8
ESD Caution.....	4	ESD Protection on RS-232 and CMOS I/O pins	9
Pin Configurations and Function Descriptions	5	High Baud Rate.....	9
Typical Performance Characteristics	6	Outline Dimensions	10
General Description	8	Ordering Guide	10
Circuit Description.....	8		
Charge Pump DC-DC Voltage Converter	8		
Transmitter (Driver) Section	8		

REVISION HISTORY

SPECIFICATIONS

$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $C1-C4 = 0.1 \text{ }\mu\text{F}$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DC CHARACTERISTICS					
Operating Voltage Range	3.0	3.3	5.5	V	No load R _L = 3 kΩ to GND
V _{CC} Power Supply Current		1.0	2	mA	
		3	5	mA	
LOGIC					
Input Logic Threshold Low, V _{INL}	1.4		0.6	V	T _{IN}
Input Logic Threshold High, V _{INH}				V	T _{IN}
Input Logic Threshold Low, V _{INL}			0.8	V	T _{IN} , V _{CC} = 5.0V ± 0.5V
Input Logic Threshold High, V _{INH}	2.0			V	T _{IN} , V _{CC} = 5.0V ± 0.5V
CMOS Output Voltage Low, V _{OL}			0.4	V	I _{OUT} = 1.6 mA
CMOS Output Voltage High, V _{OH}	V _{CC} – 0.6			V	I _{OUT} = –1 mA
Logic Pull-Up Current		5	10	μA	T _{IN} = GND to V _{CC}
RS-232 RECEIVER					
EIA-232 Input Voltage Range	–30		+30	V	Guaranteed by Design
EIA-232 Input Threshold Low	0.6	1.2		V	V _{CC} = 3.0V to 5.5V
EIA-232 Input Threshold High		1.6	2.4	V	V _{CC} = 5.0V ± 0.5V
EIA-232 Input Threshold High		TBD	3.0	V	
EIA-232 Input Hysteresis		0.4		V	
EIA-232 Input Resistance	3	5	7	kΩ	
RS-232 TRANSMITTER					
Output Voltage Swing (RS-232)	±5.0	±5.2		V	V _{CC} = 3.3V to 5.5V. All transmitter outputs loaded with 3 kΩ to ground.
Output Voltage Swing (RS-562)	TBD			V	V _{CC} = 3.0 V
Transmitter Output Resistance	300			Ω	V _{CC} = 0 V, V _{OUT} = ±2 V
RS-232 Output Short Circuit Current		±15		mA	
TIMING CHARACTERISTICS					
Maximum Data Rate	460			kbps	V _{CC} = 3.3 V, R _L = 3 kΩ to 7 kΩ, C _L = 50 pF to 1000 pF.
Receiver Propagation Delay					R _L = 3 kΩ, C _L = 1000 pF
TPHL		0.4		μs	
TPLH		0.4		μs	
Transmitter Propagation Delay		300		μs	
Receiver Output Enable Time		200		ns	
Receiver Output Disable Time		200		ns	
Transmitter Skew		30		ns	
Receiver Skew		300		ns	Guaranteed by Design from +3 V to –3 V or –3 V to +3 V, V _{CC} = +3.3 V, R _L = 3 kΩ, C _L = 1000 pF, T _A = 25°C
Transition Region Slew Rate	5.5	10	30	V/μs	
ESD Protection					
(RS-232 and CMOS I/O Pins)					
		±15		kV	Human Body Model
		±15		kV	IEC 1000-4-2 Air Discharge
		±8		kV	IEC 1000-4-2 Air Discharge

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Rating
V_{CC}	−0.3 V to +6 V
V_+	$(V_{CC} - 0.3 \text{ V})$ to +14 V
V_-	+0.3 V to −14 V
Input Voltages	
T_{IN}	−0.3 V to $(V_+, +0.3 \text{ V})$
R_{IN}	$\pm 30 \text{ V}$
Output Voltages	
T_{OUT}	$\pm 15 \text{ V}$
R_{OUT}	−0.3 V to $(V_{CC} + 0.3 \text{ V})$
Short Circuit Duration	
T_{OUT}	Continuous
Power Dissipation	
Power Dissipation CP-12 (Derate 6 mW/°C above 50°C)	TBDmW
θ_{JA} , Thermal Impedance	48.7°C/W
Operating Temperature Range	
Industrial (A Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Lead-Free Temperature (Soldering, 10 s)	260°C

This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. ADM3101E Pin Configuration

Table 3. Pin Function Descriptions

Mnemonic	Function
V _{CC}	Power Supply Input. 3.0 V to 5.5 V.
V+	Internally Generated Positive Supply (+6 V Nominal).
V-	Internally Generated Negative Supply (−6 V Nominal).
GND	Ground Pin. Must be connected to 0 V.
C1+, C1-	External Capacitor 1 is connected between these pins. 0.1 μF capacitor is recommended but larger capacitors up to 47 μF may be used.
C2+, C2-	External Capacitor 2 is connected between these pins. 0.1 μF capacitor is recommended but larger capacitors up to 47 μF may be used.
T _{IN}	Transmitter (Driver) Input. This input accepts TTL/CMOS levels.
T _{OUT}	Transmitter (Driver) Output. This outputs RS-232 signal levels (typically ± 6 V).
R _{IN}	Receiver Input. This input accepts RS-232 signal levels. An internal 5 kΩ pull-down resistor to GND is connected on the input.
R _{OUT}	Receiver Output. This outputs CMOS output logic levels.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Transmitter Output Voltage High/Low vs. Load Capacitance @ 460 kbps




Figure 6. Charge Pump V+, V- vs. Load Current




Figure 4. Transmitter Output Voltage vs. V_{CC}, R_L = 3kΩ




Figure 7. Charge Pump Impedance vs. V_{CC}




Figure 5. Transmitter Output Voltage Low/High vs. Load




Figure 8. Power Supply Current vs. Load Capacitance




Figure 9. 460 kbps Data Transmission




Figure 10. T_{IN} Voltage Threshold vs. V_{CC}

GENERAL DESCRIPTION

The ADM3101E is a single channel RS-232 line driver/receiver. Step-up voltage converters coupled with level shifting transmitters and receivers allow RS-232 levels to be developed while operating from a single 3.3 V supply.

CMOS technology is used to keep the power dissipation to an absolute minimum, allowing maximum battery life in portable applications.

CIRCUIT DESCRIPTION

The internal circuitry consists of the following main sections:

- A charge pump voltage converter
- A 3.3 V logic to EIA-232 transmitter
- A EIA-232 to 3.3 V logic receiver

Charge Pump DC-DC Voltage Converter

The charge pump voltage converter consists of a 200 kHz oscillator and a switching matrix. The converter generates a ± 6.6 V supply from the input 3.3 V level. This is done in two stages by using a switched capacitor technique as illustrated in Figure 12 and Figure 13. First, the 3.3 V input supply is doubled to 6.6 V by using capacitor C1 as the charge storage element. The +6.6 V level is then inverted to generate -6.6 V using C2 as the storage element. C3 is shown connected between V+ and V_{CC}, but is equally effective if connected between V+ and GND.

Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be increased, if desired. Capacitor C3 is shown connected between V+ and V_{CC}. It is also acceptable to connect this capacitor between V+ and GND.

If desired, larger capacitors (up to 10 μ F) can be used for capacitors C1–C4.




Figure 11. ADM3101E Typical Operating Circuit




Figure 12. Charge Pump Voltage Doubler




Figure 13. Charge Pump Voltage Inverter

Transmitter (Driver) Section

The driver convert the 3.3 V logic input levels into RS-232 output levels. With V_{CC} = 3.3 V and driving an RS-232 load, the output voltage swing is typically ± 6 V. The T_{IN} pin has internally a weak pull-up which allows it to be driven by an open drain output, but the maximum operating datarate is reduced when the T_{IN} pin is been driven by a open drain pin.

Receiver Section

The receiver is an inverting level-shifters that accept RS-232 input level and translate it into a 3.3 V logic output level. The input has an internal 5 k Ω pull-down resistors to ground and is also protected against overvoltages of up to ± 30 V. An unconnected input is pulled to 0 V by the internal 5 k Ω pull-down resistor. This, therefore, results in a Logic 1 output level for an unconnected input or for an input connected to GND.

The receiver has a Schmitt-trigger input with a hysteresis level of 0.4 V. This ensures error-free reception for both a noisy input and for an input with slow transition times.

CMOS Input Voltage Thresholds

The ADM3101E CMOS input and output pins (T_{IN} and R_{OUT}) are designed to interface with 1.8V logic thresholds when the ADM3101E's V_{CC} = 3.3V.

The ADM3101E CMOS input and output pins (T_{IN} and R_{OUT}) are designed to interface with TTL/CMOS logic thresholds when the ADM3101E's V_{CC} = 5V.

ESD Protection on RS-232 and CMOS I/O pins

All RS-232 (T_{OUT} and R_{IN}) and CMOS (T_{IN} and R_{OUT}) inputs and outputs are protected against electrostatic discharges (up to ± 15 kV). This ensures compliance with IEC 1000-4-2 requirements.

HIGH BAUD RATE

The ADM3101E features high slew rates permitting data transmission at rates well in excess of the EIA/RS-232 specifications. The RS-232 voltage levels are maintained at data rates up to 460 kbps even under worst case loading conditions, when T_{IN} is been driven by a push-pull output. This allows high speed data links between two terminals, or indeed it is suitable for the new generation ISDN modem standards that requires data rates of 230 kbps. The slew rate is internally controlled to less than 30 V/ μ s to minimize EMI interference.

OUTLINE DIMENSIONS




Figure 14. 12-Lead Frame Chip Scale package [LFCSP] (CP-12)—Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Options ¹
ADM3101EACPZ ¹	−40°C to +85°C	CP-12

¹Z = Pb Free