FEATURES
Dynamic Range: 88.5 dB
Resolution: 0.375 dB
On-Chip Data Latches for Both DACs
Four-Quadrant Multiplication
+5 V Operation
Pin Compatible with AD7528
Low Power
APPLICATIONS
Audio Attenuators
Sonar Systems
Function Generators

## GENERAL DESCRIPTION

The LOGDAC ® AD 7112 is a monolithic dual multiplying D/A converter featuring wide dynamic range and excellent DAC-toDAC matching. Both DAC s can attenuate an analog input signal over the range 0 dB to 88.5 dB in 0.375 dB steps. It is available in skinny 0.3 " wide 20-pin DIPs and in 20-terminal surface mount packages.
The degree of attenuation in either channel is determined by the 8 -bit word applied to the onboard decode logic. This 8-bit word is decoded into a 17-bit word which is then loaded into one of the 17-bit data latches, determined by $\overline{\mathrm{DACA}} / \mathrm{DACB}$. The fine step resolution over the entire dynamic range is due to the use of these 17-bit DAC s.
The AD 7112 is easily interfaced to a standard 8-bit M PU bus via an 8-bit data port and standard microprocessor control lines. It should be noted that the AD 7112 is exactly pin-compatible with the AD 7528, an industry standard dual 8-bit multiplying DAC. This allows an easy upgrading of existing AD 7528 designs which would benefit both from the wider dynamic range and the finer step resolution offered by the AD 7112.
The AD 7112 is fabricated in Linear Compatible CM OS (LC ${ }^{2} \mathrm{M}$ OS), an advanced, mixed technology process that combines precision bipolar circuits with low power CM OS logic.

## *Protected by U.S. Patent No. 4521764.

LOGDAC is a registered trademark of Analog Devices, Inc.

REV. 0

[^0]FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. DAC-to-DAC M atching: Since both of the AD 7112 DACs are fabricated at the same time on the same chip, precise matching and tracking between the two DACs is inherent.
2. Small Package: The AD 7112 is available in a 20-pin DIP and a 20-terminal SOIC package.
3. F ast M icroprocessor Interface: The AD 7112 has bus interface timing compatible with all modern microprocessors.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703
 Output amplifier AD712 except where noted. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ unless otherwise noted.)


## NOTES

${ }^{1} \mathrm{~T}$ emperature range as follows: $\mathrm{B}, \mathrm{C}$ Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2} \mathrm{G}$ uaranteed by design, not production tested.
${ }^{3} \mathrm{~T}$ he part will function with $\mathrm{V}_{D D}=5 \mathrm{~V} \pm 10 \%$ with degraded performance.
Specifications subject to change without notice.

## T|M|NG SPECIF|CAT|ONS ${ }^{1}\left(V_{D D}=+5 \mathrm{~V} \pm 5 \% ;\right.$ OUT $\left.A=0 U T B=A G N D=D G N D=0 \mathrm{~V} ; V_{I N} A=V_{I N} B=10 \mathrm{~V}\right)$

| Parameter |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ Setup T ime | $\mathrm{t}_{\mathrm{cs}}$ | 0 | 0 | $n s \min$ | See Figure 3. |
| $\overline{\mathrm{CS}}$ to WR H old T ime | $\mathrm{t}_{\mathrm{CH}}$ | 0 | 0 | ns min |  |
| DAC Select to WR Setup T ime | $\mathrm{t}_{\mathrm{AS}}$ | 4 | 4 | ns min |  |
| DAC Select to WR H old T ime | $\mathrm{t}_{\text {AH }}$ | 0 | 0 | $n \mathrm{nmin}$ |  |
| D ata Valid to WR Setup T ime | $t_{D S}$ | 55 | 55 | ns min |  |
| D ata Valid to $\overline{\mathrm{WR}} \mathrm{H}$ old T ime | $t_{\text {DH }}$ | 10 | 10 | ns min |  |
| WR Pulse W idth | $\mathrm{t}_{\mathrm{WR}}$ | 53 | 53 | ns min |  |

NOTES
${ }^{1} T$ iming specifications guaranteed by design not production tested. All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of 5 V$)$ and timed from a voltage level of 1.6 V .
Specifications subject to change without notice.


| Parameter | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & T_{A}= \\ & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| DC Supply Rejection $\Delta$ G ain/ $\Delta V_{\text {D }}$ | 0.001 | 0.005 | dB/\% max | $\Delta V_{\text {DD }}= \pm 5 \%$. Input Code $=00000000$ |
| D igital-to-Analog G litch Impulse | 10 | 10 | nV s typ | M easured with AD 843 as output amplifier for input code transition 10000000 to 00000000 . |
| Output Capacitance, Cout a, Cout b AC Feedthrough | 50 | 50 | pF max |  |
| $V_{\text {IN }}$ A to OUT A | -94 | -90 | $\mathrm{dB} \max$ | $\mathrm{V}_{\text {IN }} \mathrm{A}, \mathrm{V}_{\text {IN }} \mathrm{B}=6 \mathrm{~V}$ rms at 1 kHz . DAC Registers loaded with all 1 s . |
| $V_{\text {IN }}$ B to OUT B | -94 | -90 | dB max |  |
| Channel-to-C hannel Isolation $V_{\text {IN }} A$ to OUT B | -87 | -87 | dB typ | $\mathrm{V}_{\text {IN }} \mathrm{A}=6 \mathrm{~V}$ rms at 10 |
|  |  |  | dB | $\mathrm{V}_{\text {IN }} \mathrm{B}=0 \mathrm{~V}$. D AC Registers loaded with all 0s. |
| $\mathrm{V}_{\text {IN }} \mathrm{B}$ to OUT A | -87 | -87 | dB typ | $\mathrm{V}_{\text {IN }} B=6 \mathrm{~V}$ rms at 10 kHz sine wave, <br> $\mathrm{V}_{\text {IN }} \mathrm{A}=0 \mathrm{~V}$. DAC Registers loaded with all 0 s . |
| Digital F eedthrough | 1 | 1 | nV s typ | $M$ easured with input code transitions of all 0 s to all 1 s . |
| Output N oise Voltage D ensity ( 30 Hz to 50 kHz ) | 15 | 15 | $\mathrm{nV} / \sqrt{\mathrm{Hz}} \text { typ }$ | $M$ easured between $R_{F B} A$ and OUT $A$ or between $R_{F B} B$ and OUT B. |
| T otal Harmonic Distortion | -91 | -91 | dB typ | $\mathrm{V}_{\text {IN }} \mathrm{A}=\mathrm{V}_{\text {IN }} \mathrm{B}=6 \mathrm{~V}$ rms at 1 kHz . DAC Registers loaded with all Os. |

## NOTES

${ }^{1}$ Guaranteed by design, not production tested.
Specifications subject to change without notice.

## AD7112

ABSOLUTE MAXIMUM RATINGS*
$V_{D D}$ to AGND or DGND ........................ $0.3 \mathrm{~V},+7 \mathrm{~V}$
AGND to DGND ..... $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Digital Inputs to DGND ................ $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
OUT A, OUT B to AGND ............. $-0.3 \mathrm{~V}, \mathrm{~V}_{D D}+0.3 \mathrm{~V}$
$\mathrm{V}_{\text {IN }} A, \mathrm{~V}_{\text {IN }} B$ to $A G N D$. . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$
$V_{R F B} A, V_{R F B} B$ to $A G N D$ ..... $\pm 25 \mathrm{~V}$
Operating T emperature Range
All Versions ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction T emperature ..... $+150^{\circ} \mathrm{C}$
Storage T emperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power Dissipation, DIP ..... 1 W
$\theta_{\mid \mathrm{A}}$, T hermal Impedance ..... $102^{\circ} \mathrm{C} / \mathrm{W}$

Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Power Dissipation, SOIC . . . . . . . . . . . . . . . . . . . . . . . . . 1 W
$\theta_{\mathrm{JA}}$, T hermal Impedance . . . . . . . . . . . . . . . . . . . . . $75^{\circ} \mathrm{C} / \mathrm{W}$
Lead T emperature (Soldering)
Vapor Phase (60 secs) . . . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
Infrared (15 secs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute M aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute M aximum Rating may be applied at any one time.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7112 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## TERMINOLOGY

RESOLUTION : Nominal change in attenuation when moving between two adjacent codes.
M ONOT ONICITY: The device is monotonic if the analog output decreases or remains constant as the wdigital code increases.

FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when all digital inputs are high.
OUT PUT CAPACITANCE: Capacitance from OUT A or OUT B to ground.
GAIN ERROR: Gain error results from a mismatch between $R_{F B}$ (the feedback resistance) and the R-2R ladder resistance. Its effect in a LOGDAC is to produce a constant additive attenuation error in dB over the whole range of the DAC .

ACCURACY: T he difference (measured in dB ) between the ideal transfer function as listed in Table I and the actual transfer function as measured with the device.

DIGITAL-TO-AN ALOG GLITCH IM PULSE: The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-s or nV-s depending on whether the glitch is measured as a current or voltage signal. G litch impulse is measured with $\mathrm{V}_{\mathrm{IN}}=A G N D$.

## ORDERING INFORMATION

| Model | Temperature <br> Range | Specified <br> Accuracy <br> Range | Package <br> Option* |
| :--- | :--- | :--- | :--- |
| $A D 7112 \mathrm{BN}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 dB to 60 dB | $\mathrm{~N}-20$ |
| AD 7112CN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 dB to 72 dB | $\mathrm{~N}-20$ |
| AD 7112BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 dB to 60 dB | $\mathrm{R}-20$ |
| AD 7112CR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 dB to 72 dB | $\mathrm{R}-20$ |

[^1]PIN FUNCTION DESCRIPTION

| Pin | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | AGND | Analog Ground. |
| 2 | OUT A | C urrent Output T erminal of DAC A. |
| 3 | $\mathrm{R}_{\mathrm{FB}} \mathrm{A}$ | Feedback Resistor for DAC A. |
| 4 | $\mathrm{V}_{\text {IN }} \mathrm{A}$ | Reference Input to DAC A |
| 5 | DGND | Digital Ground. |
| 6 | $\begin{array}{\|l} \overline{\mathrm{DAC} \mathrm{~A}} / \\ \mathrm{DAC} \mathrm{~B} \end{array}$ | Selects W hich DAC Can Accept D ata from Input Port. |
| 7-14 | DB7-DB0 | 8 D ata Inputs. |
| 15 | $\overline{\mathrm{CS}}$ | Chip Select Input, Active Low. |
| 16 | $\overline{\mathrm{WR}}$ | W rite Input, Active Low. |
| 17 | $V_{\text {D }}$ | Power Supply Input $5 \mathrm{~V} \pm 5 \%$. |
| 18 | $V_{\text {IN }} B$ | Reference Input to DAC B. |
| 19 | $\mathrm{R}_{\text {FB }} B$ | Feedback Resistor for DAC B. |
| 20 | OUT B | Current Output T erminal of DAC B. |

## PIN CONFIGURATION

 DIP/SOIC

## CIRCUIT DESCRIPTION

## GENERAL CIRCUIT INFORMATION

The AD 7112 consists of a dual 17-bit R-2R CM OS multiplying D/A converter with extensive digital logic. Figure 1 shows a simplified circuit of the D/A converter section of the AD 7112. The logic translates the 8-bit binary input into a 17-bit word which is used to drive the D/A converter. Figure 2 shows a typical circuit configuration for the AD 7112.
The transfer function for the circuit of Figure 2 is given by:

$$
\begin{gathered}
\mathrm{V}_{0}=-\mathrm{V}_{\text {IN }} \times 10 \exp -\frac{0.375 \mathrm{~N}}{20} \\
\text { or } \\
\left|\frac{\mathrm{V}_{0}}{\mathrm{~V}_{\text {IN }}}\right| \mathrm{dB}=-0.375 \mathrm{~N}
\end{gathered}
$$

where 0.375 is the step size (resolution) in dB and N is the input code in decimal for values 0 to 239 . For $240 \leq \mathrm{N} \leq 255$ the output is zero. Table I gives the output attenuation relative to 0 dB for all possible input codes.


Figure 1. Simplified D/A Circuit of 1/2 AD7112

Figures 16 and 17 give a pictorial representation of the specified accuracy and monotonic ranges for all grades of the AD 7112. High attenuation levels are specified with less accuracy than low attenuation levels. T he range of monotonic behavior depends upon the attenuation step size used. To achieve monotonic operation over the entire 88.5 dB range, it is necessary to select input codes so that the attenuation step size at any point is consistent with the step size guaranteed for monotonic operation at that point.


Figure 2. Typical Circuit Configuration

|  | Table I. Ideal Attenuation in dB vs. Input Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7-D4 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| 0000 | 0.000 | 0.375 | 0.750 | 1.125 | 1.500 | 1.875 | 2.250 | 2.625 | 3.000 | 3.375 | 3.750 | 4.125 | 4.500 | 4.875 | 5.250 | 5.625 |
| 0001 | 6.000 | 6.375 | 6.750 | 7.125 | 7.500 | 7.875 | 8.250 | 8.625 | 9.000 | 9.375 | 9.750 | 10.125 | 10.500 | 10.875 | 11.250 | 11.625 |
| 0010 | 12.000 | 12.375 | 12.750 | 13.125 | 13.500 | 13.875 | 14.250 | 14.625 | 15.000 | 15.375 | 15.750 | 16.125 | 16.500 | 16.875 | 17.250 | 17.625 |
| 0011 | 18.000 | 18.375 | 18.750 | 19.125 | 19.500 | 19.875 | 20.250 | 20.625 | 21.000 | 21.375 | 21.750 | 22.125 | 22.500 | 22.875 | 23.250 | 23.625 |
| 0100 | 24.000 | 24.375 | 24.750 | 25.125 | 25.500 | 25.875 | 26.250 | 26.625 | 27.000 | 27.375 | 27.750 | 28.125 | 28.500 | 28.875 | 29.250 | 29.625 |
| 0101 | 30.000 | 30.375 | 30.750 | 31.125 | 31.500 | 31.875 | 32.250 | 32.625 | 33.000 | 33.375 | 33.750 | 34.125 | 34.500 | 34.875 | 35.250 | 35.625 |
| 0110 | 36.000 | 36.375 | 36.750 | 37.125 | 37.500 | 37.875 | 38.250 | 38.625 | 39.000 | 39.375 | 39.750 | 40.125 | 40.500 | 40.875 | 41.250 | 41.625 |
| 0111 | 42.000 | 42.375 | 42.750 | 43.125 | 43.500 | 43.875 | 44.250 | 44.625 | 45.000 | 45.375 | 45.750 | 46.125 | 46.500 | 46.875 | 47.250 | 47.625 |
| 1000 | 48.000 | 48.375 | 48.750 | 49.125 | 49.500 | 49.875 | 50.250 | 50.625 | 51.000 | 51.375 | 51.750 | 52.125 | 52.500 | 52.875 | 53.250 | 53.625 |
| 1001 | 54.000 | 54.375 | 54.750 | 55.125 | 55.500 | 55.875 | 56.250 | 56.625 | 57.000 | 57.375 | 57.750 | 58.125 | 58.500 | 58.875 | 59.250 | 59.625 |
| 1010 | 60.000 | 60.375 | 60.750 | 61.125 | 61.500 | 61.875 | 62.250 | 62.625 | 63.000 | 63.375 | 63.750 | 64.125 | 64.500 | 64.875 | 65.250 | 65.625 |
| 1011 | 66.000 | 66.375 | 66.750 | 67.125 | 67.500 | 67.875 | 68.250 | 68.625 | 69.000 | 69.375 | 69.750 | 70.125 | 70.500 | 70.875 | 71.250 | 71.625 |
| 1100 | 72.000 | 72.375 | 72.750 | 73.125 | 73.500 | 73.875 | 74.250 | 74.625 | 75.000 | 75.375 | 75.750 | 76.125 | 76.500 | 76.875 | 77.250 | 77.625 |
| 1101 | 78.000 | 78.375 | 78.750 | 79.125 | 79.500 | 79.875 | 80.250 | 80.625 | 81.000 | 81.375 | 81.750 | 82.125 | 82.500 | 82.875 | 83.250 | 83.625 |
| 1110 | 84.000 | 84.375 | 84.750 | 85.125 | 85.500 | 85.875 | 86.250 | 86.625 | 87.000 | 87.375 | 87.750 | 88.125 | 88.500 | 88.875 | 89.250 | 89.625 |
| 1111 | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE | MUTE |

## AD7112

## INTERFACE LOGIC INFORMATION

## DAC Selection

Both DAC latches share a common 8 -bit port. The control input $\overline{\mathrm{DAC}} \mathrm{A} / \mathrm{DAC}$ B selects which DAC can accept data from the input port.

## Mode Selection

Inputs $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ control the operating mode of the selected DAC. See the M ode Selection T able below.

## Write Mode

When $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ are both low the DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on D B0-D B7.

## Hold Mode

The selected DAC latch retains the data which was present on DB0-D B7 just prior to $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ assuming a high state. B oth analog outputs remain at the values corresponding to the data in their respective latches.

## Mode Selection Table

| $\overline{\text { DACA/ }}$ <br> DAC B | $\overline{\mathbf{C S}}$ | $\overline{\text { WR }}$ | DAC A | DAC B |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | WRITE | HOLD |
| H | L | L | HOLD | WRITE |
| X | H | X | HOLD | HOLD |
| X | X | H | HOLD | HOLD |

$\mathrm{L}=\mathrm{L}$ ow State, $\mathrm{V}_{\mathrm{IL}} ; \mathrm{H}=\mathrm{H}$ igh State, $\mathrm{V}_{\mathrm{IH}} ; \mathrm{X}=\mathrm{D}$ on't C are.


Figure 3. Write Cycle Timing Diagram

## DYNAMIC PERFORMANCE

The dynamic performance of the AD 7112 will depend on the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Circuit layout is most important if the optimum performance of the AD 7112 is to be achieved. M ost application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier. Ensure that the layout of the printed circuit board has the digital and analog lines separated as much as possible. T ake care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this ground as close as possible to the AD 7112. Connect all analog grounds to this star ground, and also connect the AD 7112 DGND to this ground. Do not connect any other digital grounds to this analog ground point. Low impedance analog and digital power supply common returns are essential for low noise and high performance of these converters, therefore the foil width of these tracks should be as wide as possible. T he use of ground planes is recommended as this minimizes impedance paths and also guards the analog circuitry from digital noise.
It is recommended that when using the AD 7112 with a high speed amplifier, a capacitor (C 1) be connected in the feedback path as shown in Figure 2. This capacitor which should be between 5 pF and 15 pF , compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 4 and 5 show the performance of the AD 7112 using the AD 712, a high speed, low cost BiFET amplifier, and the OP275, a dual bipolar/JF ET amplifier suitable for audio applications. T he performance with and without the compensation capacitor is shown in both cases. F or operation beyond 250 kHz , capacitor C1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figure 7. In circuits where C 1 is not included, the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD 7112.
F eedthrough and accuracy are sensitive to output leakage currents effects. For this reason it is recommended that the operating temperature of the AD 7112 be kept as close to $+25^{\circ} \mathrm{C}$ as is practically possible, particularly where the devices performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 11.
Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD 7112 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

## STATIC ACCURACY PERFORMANCE

The D/A converter section of the AD 7112 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.
A mplifier input bias current results in a dc offset at the output of the amplifier due to current flowing in the feedback resistor $R_{\text {FB }}$. It is recommended that amplifiers with input bias currents of less than 10 nA be used (e.g., AD 712) to minimize this offset.

Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD 7112 output impedance) varies as a function of the attenuation level. T his has the effect of varying the noise gain of the amplifier thus creating a varying error due to amplifier offset voltage. It is recommended that an amplifier with less than $50 \mu \mathrm{~V}$ of input offset be used (such as the AD 712 or AD OP07) in dc applications. Amplifiers with a large input offset voltage may cause audible thumps in audio applications due to dc output changes. The

AD 7112 accuracy is specified and tested using only the internal feedback resistor. Any gain error (i.e., mismatch of $R_{F B}$ to the R-2R ladder) that may exist in the AD 7112 D/A converter circuit results in a constant attenuation error over the whole range. The AD 7112 accuracy is specified relative to 0 dB attenuation, hence gain trim resistors can be used to adjust $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }}$ precisely (i.e., 0 dB attenuation) with input code 00000000. F or further information on gain error refer to the "CMOS DAC Application Guide" which is available from Analog D evices, Publication N umber G872b-8-1/89.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Response of AD7112 with AD712


Figure 5. Response of AD7112 with OP275


Figure 6. Supply Current vs. Logic Input Level


Figure 7. Frequency Response with AD712 and OP275


Figure 8. Distortion vs. Frequency


Figure 9. Feedthrough vs. Frequency


Figure 10. Channel-to-Channel Isolation vs. Frequency


Figure 11. Output Leakage Current vs. Temperature


Figure 12. Digital-to-Analog Glitch Impulse


Figure 13. Noise Spectral Density vs. Frequency


Figure 14. Typical Attenuation Error for $0.75 d B$ Steps


Figure 15. Typical Attenuation Error for 3 dB Steps vs. Temperature


Figure 16. Accuracy Specification for $B$ Grade Devices at $T_{A}=+25^{\circ} \mathrm{C}$


Figure 17. Accuracy Specification for C Grade Devices at $T_{A}=+25^{\circ} \mathrm{C}$

## AD7112

## MICROPROCESSOR INTERFACING

Figures 18 to 20 show interfaces between the AD 7112 and three popular 8-bit microprocessor systems, the M C 68008, 8085A/8088 and the 8051. In the M C 68008 and 8085/8088 interfaces, the AD 7112 is memory mapped with separate addresses for each DAC.

## AD7112-8085A/8088 INTERFACE

Figure 18 shows a connection diagram for interfacing the AD 7112 to both the 8085A and the 8088 microprocessors. T his scheme is also suited to the Z80 microprocessor, but the Z80 address/data bus does not have to be demultiplexed. T he AD 7112 is memory mapped with separate memory addresses for DAC A and DAC B.


* ANALOG CIRCUITRY HAS BEEN OMITTED FOR CLARITY.
** A = DECODED ADDRESS FOR AD7112 DAC A A+1 = DECODED ADDRESS FOR AD7112 DAC B

Figure 18. AD7112-8085A/8088 Interface Circuit

## AD 7112-68008 INTERFACE

Figure 19 shows a connection diagram for interfacing the AD 7112 to the 68008 microprocessor. The AD 7112 is again memory mapped with separate memory addresses for DAC A and DAC B.


* analog circuitry has been omitted for clarity.
** A = DECODED ADDRESS FOR AD7112 DAC A
A+1 = DECODED ADDRESS FOR AD7112 DAC B
Figure 19. AD7112-68008 Interface Circuit


## AD7112-8051 INTERFACE

Figure 20 shows a connection diagram between the AD 7112 and the 8051 microprocessor. The AD 7112 is port mapped in this interface. The loading structure is as follows: D ata to be loaded to the DAC is output to Port 1: P3.0, P3.1 and P3.2 are bit addressable port lines and are used to control the DAC select, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ inputs. A sample routine for writing to DAC A is shown below.
M OV A,DATA; D ata to be written is loaded to the accumulator.
CLR 3.2; Select DAC A.
CLR 3.0; Bring $\overline{\mathrm{CS}}$ low.
CLR 3.1; Bring $\overline{\mathrm{WR}}$ low.
M OV A,P1; Write data to DAC.
SET B 3.1; Deactivate $\overline{\mathrm{WR}}$.
SET B 3.0; Deactivate $\overline{\mathrm{CS}}$


* ANALOG CIRCUITRY OMITTED FOR CLARITY

Figure 20. AD7112-8051 Interface Circuit

## APPLICATIONS

## Automatic Gain Control

In an automatic gain control system an input signal is attenuated or amplified so that its average output level remains constant. The AD 7112 D/A converter is used here as a variable gain or attenuation element that adjusts the output signal relative to the input level.

A feedback loop consisting of a detector, comparator, and up/ down counter continuously adjusts the contents of the counter and hence the gain or attenuation of the circuit so that the signal level at the output remains constant and equal to the reference input signal. T he negative feedback action of the loop ensures that the average output voltage of the automatic gain control system remains constant. Figure 21 shows a block diagram of a typical AGC control loop using 1/2 AD 7112 as the gain/ attenuation element.
Whenever the input signal is outside the dynamic range of the programmable gain element in the AGC loop, there should be a stable, well defined input output relationship.


Figure 21. Automatic Gain Control System

## Programmable State Variable Filter

The AD 7112 with its multiplying capability and fast settling time is ideal for many types of signal conditioning applications. The circuit of F igure 22 shows its use in a state variable filter design. This type of filter has three outputs: low pass, bandpass and high pass. The particular version shown in Figure 22 uses two AD 7112 to control the critical parameters $f_{0}, Q$ and $A_{0}$. Instead of several fixed resistors, the circuit uses the DAC equivalent resistances as circuit elements. Thus, R1 in Figure 22 is controlled by the 8-bit word loaded to DAC A1 of the AD 7112. This is also the case with R2, R3 and R4.

DAC Equivalent Resistance,

$$
\mathrm{R}_{\mathrm{EQ}}=\frac{\mathrm{R}_{\mathrm{DAC}}}{10 \times \mathrm{EXP}(-0.375 \times \mathrm{N} / 20)}
$$

where:
$R_{D A C}$ is the DAC ladder resistance.
$N$ is the DAC code in Decimal ( $0 \leq N \leq 240$ ).
DACsA1 and B1 control the gain and Q of the filter characteristic while DACsA2 and B2 control the cutoff frequency.
Circuit equations:
$C 1=C 2, R 3=R 4, R 7=R 8$.
Resonant frequency, $f_{0}=1 /(2 \pi R 3 C 1)$.
Quality factor, $Q=(R 6 / R 8) \times\left(R 2 / R_{F B B 1}\right)$.
$R_{F B B 1}$ is the feedback resistance of DAC B1 in Figure 22
Bandpass Gain, $A_{0}=-R 2 / R 1$.
Programmable range for component values shown is $f_{0}=0 \mathrm{kHz}$ to 15 kHz and $\mathrm{Q}=0.3$ to 4.5 .


NOTES

1. A1, A2, A3, A4 : $1 / 4 \times$ AD713
2. C3 IS A COMPENSATION CAPACITOR TO ELIMINATE Q AND GAIN VARIATIONS CAUSED BY AMPLIFIER GAIN BANDWIDTH LIMITATIONS

Figure 22. Programmable State Variable Filter

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 20-Pin Plastic DIP (N-20)



20-Pin SOIC (R-20)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    *N = Plastic DIP; R = SOIC.

