

Fractional-N Frequency Synthesizer ADF4154

FEATURES

RF bandwidth 500 MHz to 4 GHz 2.7 V to 3.3 V power supply Separate V_P allows extended tuning voltage Programmable dual-modulus prescaler 4/5, 8/9 Programmable charge pump currents 3-wire serial interface Digital lock detect Power-down mode Pin compatible with the ADF4110/ADF4111/ ADF4112/ADF4113, ADF4106 and ADF4153 Programmable modulus on fractional-N synthesizer Trade-off noise versus spurious performance

Fast-lock mode with built-in timer

APPLICATIONS


CATV equipment Base stations for mobile radio (GSM, PCS, DCS, CDMA, WCDMA) Wireless handsets (GSM, PCS, DCS, CDMA, WCDMA) Wireless LANs Communications test equipment

GENERAL DESCRIPTION

The ADF4154 is a fractional-N frequency synthesizer that implements local oscillators in the up conversion and down conversion sections of wireless receivers and transmitters. It consists of a low noise digital phase frequency detector (PFD), a precision charge pump, and a programmable reference divider. There is a Σ - Δ based fractional interpolator to allow programmable fractional-N division. The INT, FRAC, and MOD registers define an overall N divider (N = (INT + (FRAC/MOD))). In addition, the 4-bit reference counter (R counter) allows selectable REF_{IN} frequencies at the PFD input. A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and a voltage controlled oscillator (VCO).

A key feature of the ADF4154 is the fast-lock mode with a builtin timer. The user can program a predetermined count-down time value so that the PLL will remain in wide bandwidth mode, instead of having to control this time externally.

Control of all on-chip registers is via a simple 3-wire interface. The device operates with a power supply ranging from 2.7 V to 3.3 V, and can be powered down when not in use.



Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications
Timing Characteristics
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Pin Function Descriptions
Typical Performance Characteristics
Circuit Description9
Reference Input Section9
RF Input Stage9
RF INT Divider9
INT, FRAC, MOD, and R Relationship9
RF R Counter9
Phase Frequency Detector (PFD) and Charge Pump9
MUXOUT and Lock Detect10
Input Shift Registers 10
Program Modes10
Registers 11
Register Definition15

	R-Divider Register, R1	15
	Control Register, R2	15
	Noise and Spur Register, R3	16
	Reserved Bits	16
	RF Synthesizer: A Worked Example	16
	Modulus	17
	Reference Doubler and Reference Divider	17
	12-Bit Programmable Modulus	17
	Spurious Optimization and Fast-lock	17
	Fast-Lock Timer and Register Sequences	17
	Fast-Lock: A Worked Example	18
	Fast-Lock: Loop Filter Topology	18
	Spurious Signals	18
	Filter Design—ADIsimPLL	18
	Interfacing	18
	PCB Design Guidelines for Chip Scale Package	19
С	Outline Dimensions	20
	Ordering Guide	20

SPECIFICATIONS

Table 1. $AV_{DD} = DV_{DD} = SDV_{DD} = 2.7 V$ to 3.3 V; $V_P = AV_{DD}$ to 5.5 V; AGND = DGND = 0 V; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted; dBm referred to 50 Ω . The operating temperature for the B version is -40° C to $+80^{\circ}$ C.

Parameter	B Version	Unit	Test Conditions/Comments
RF CHARACTERISTICS (3 V)			See Figure 18 for input circuit.
RF Input Frequency (RF _{IN}) ¹	0.5/4.0	GHz min/max	-8 dBm/0 dBm min/max. For lower frequencies, ensure slew rate > 396 V/µs.
	1.0/4.0	GHz min/max	–10 dBm/0 dBm min/max.
REFERENCE CHARACTERISTICS			See Figure 17 for input circuit.
REF _{IN} Input Frequency ¹	10/250	MHz min/max	For f < 10 MHz, use a dc-coupled, CMOS compatible square wave, slew rate > 21 V/ μ s.
REF _{IN} Input Sensitivity	0.7/AV _{DD}	V p-p min/max	AC-coupled.
	0 to AV _{DD}	V max	CMOS compatible.
REF _{IN} Input Capacitance	10	pF max	
REF _{IN} Input Current	±100	μA max	
PHASE DETECTOR			
Phase Detector Frequency ²	32	MHz max	
CHARGE PUMP			
I _{CP} Sink/Source			Programmable. See Table 5.
High Value	5	mA typ	With $R_{SET} = 5.1 \text{ k}\Omega$.
Low Value	312.5	μA typ	
Absolute Accuracy	2.5	% typ	With $R_{\text{set}} = 5.1 \text{ k}\Omega$.
R _{SET} Range	1.5/10	kΩ min/max	
I _{CP} Three-State Leakage Current	1	nA typ	Sink and source current.
Matching	2	% typ	$0.5 V < V_{CP} < V_P - 0.5.$
I _{CP} vs. V _{CP}	2	% typ	$0.5 V < V_{CP} < V_P - 0.5$.
I _{CP} vs. Temperature	2	% typ	$V_{CP} = V_P/2.$
LOGIC INPUTS			
V _{INH} , Input High Voltage	1.4	V min	
V _{INL} , Input Low Voltage	0.6	V max	
	±1	µA max	
C _{IN} , Input Capacitance	10	pF max	
LOGIC OUTPUTS			
V _{OH} , Output High Voltage	1.4	V min	Open-drain 1 k Ω pull-up to 1.8 V.
V _{oL} , Output Low Voltage	0.4	V max	$I_{OL} = 500 \ \mu A.$
POWER SUPPLIES			
AV _{DD}	2.7/3.3	V min/V max	
DV _{DD} , SDV _{DD}	AV _{DD}		
V _P	AV _{DD} /5.5	V min/V max	
	24	mA max	20 mA typical.
Low Power Sleep Mode	1	μA typ	
NOISE CHARACTERISTICS			
Phase Noise Figure of Merit⁴	-213	dBc/Hz typ	
ADF4154 Phase Noise Floor⁵	-143	dBc/Hz typ	@ 10 MHz PFD frequency.
	-139	dBc/Hz typ	@ 26 MHz PFD frequency.
			@ VCO output.
Phase Noise Performance ⁶			

¹ Use a square wave for frequencies below f_{MIN}.

 3 AC coupling ensures AV_{DD}/2 bias. See Figure 17 for typical circuit.

² Guaranteed by design. Sample tested to ensure compliance.

⁴ This figure can be used to calculate phase noise for any application. Use the formula –213 + 10log(f_{PFD}) + 20logN to calculate in-band phase noise performance, as seen at the VCO output. The value given is the lowest noise mode.

⁵ The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the N-divider value). The value given is the lowest noise mode.

⁶ The phase noise is measured with the EVAL-ADF4154EB1 evaluation board and the HP8562E spectrum analyzer.

⁷ f_{REFIN} = 26 MHz; f_{PFD} = 26 MHz; offset frequency = 1 kHz; RF_{OUT} = 1750 MHz; loop B/W = 20 kHz; lowest noise mode.

TIMING CHARACTERISTICS

Table 2. $AV_{DD} = DV_{DD} = SDV_{DD} = 2.7 V$ to 3.3 V; $V_P = AV_{DD}$ to 5.5 V; AGND = DGND = 0 V; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted; dBm referred to 50 Ω .

Parameter ¹	Limit at T _{MIN} to T _{MAX} (B Version)	Unit	Test Conditions/Comments
t1	20	ns min	LE Setup Time
t ₂	10	ns min	DATA to CLOCK Setup Time
t ₃	10	ns min	DATA to CLOCK Hold Time
t4	25	ns min	CLOCK High Duration
t5	25	ns min	CLOCK Low Duration
t ₆	10	ns min	CLOCK to LE Setup Time
t7	20	ns min	LE Pulse Width

¹ Guaranteed by design, but not production tested.




Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3. Absolute Maximum Ratings.^{1, 2, 3} $T_A = 25^{\circ}$ C, unless otherwise noted.

Parameter	Rating
V _{DD} to GND	–0.3 V to +4 V
V _{DD} to V _{DD}	–0.3 V to +0.3 V
V _P to GND	–0.3 V to +5.8 V
VP to VDD	–0.3 V to +5.8 V
Digital I/O Voltage to GND	-0.3 V to V _{DD} + 0.3 V
Analog I/O Voltage to GND	-0.3 V to V _{DD} + 0.3 V
REF _{IN} , RF _{IN} to GND	-0.3 V to V _{DD} + 0.3 V
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Maximum Junction Temperature	150°C
TSSOP θ_{JA} Thermal Impedance	150.4°C/W
LFCSP θ _{JA} Thermal Impedance (Paddle Soldered)	122°C/W
LFCSP θ _{JA} Thermal Impedance (Paddle Not Soldered)	216°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 1 This device is a high performance RF integrated circuit with an ESD rating of < 2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

 ${}^2\operatorname{GND} = \operatorname{A}_{\operatorname{GND}} = \operatorname{D}_{\operatorname{GND}} = 0 \text{ V}.$

 3 V_{DD} = AV_{DD} = DV_{DD} = SDV_{DD}.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS

04833-0-002




Figure 3. TSSOP Pin Configuration





Table 4. Pin Function Descriptions

TSSOP	LFCSP	Mnemonic	Description
1	19	Rset	Connecting a resistor between this pin and ground sets the maximum charge pump output current.
			The relationship between I _{CP} and R _{SET} is
			$I_{CP\max} = \frac{25.5}{R_{SET}}$
			where $R_{SET} = 5.1 \text{ k}\Omega$ and $I_{CPmax} = 5 \text{ mA}$.
2	20	СР	Charge Pump Output. When enabled, this provides $\pm I_{CP}$ to the external loop filter, which in turn drives the external VCO.
3	1	CPGND	Charge Pump Ground. This is the ground return path for the charge pump.
4	2, 3	AGND	Analog Ground. This is the ground return path of the prescaler.
5	4	RF _{IN} B	Complementary Input to the RF Prescaler. This point should be decoupled to the ground plane with a small bypass capacitor, typically 100 pF (see Figure 18).
6	5	RFINA	Input to the RF Prescaler. This small-signal input is normally ac-coupled from the VCO.
7	6, 7	AV _{DD}	Positive Power Supply for the RF Section. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. AV_{DD} has a value of 3 V \pm 10%. AV_{DD} must have the same voltage as DV_{DD} .
8	8	REFIN	Reference Input. This is a CMOS input with a nominal threshold of $V_{DD}/2$ and an equivalent input resistance of 100 k Ω (see Figure 17). This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
9	9, 10	DGND	Digital Ground.
10	11	SDVDD	Σ -Δ Power. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. SDV _{DD} has a value of 3 V ± 10%. SDV _{DD} must have the same voltage as DV _{DD} .
11	12	CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the shift register on the CLK rising edge. This input is a high impedance CMOS input.
12	13	DATA	Serial Data Input. The serial data is loaded MSB first with the two LSBs as the control bits. This input is a high impedance CMOS input.
13	14	LE	Load Enable, CMOS Input. When LE is high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits.
14	15	MUXOUT	This multiplexer output allows either the RF lock detect, the scaled RF, or the scaled reference frequency to be accessed externally.
15	16, 17		Positive Power Supply for the Digital Section. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. DV_{DD} has a value of 3 V ± 10%. DV_{DD} must have the same voltage as AV_{DD} .
16	18	VP	Charge Pump Power Supply. This should be greater than or equal to V_{DD} . In systems where V_{DD} is 3 V, it can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5 to Figure 10, and Figure 12: $RF_{OUT} = 1.722$ GHz, PFD Frequency = 26 MHz, INT = 66, Channel Spacing = 200 kHz, Modulus = 130, Fraction = 30/130, and $I_{CP} = 5$ mA.

Loop Bandwidth = 20 kHz, Reference = 26 MHz, VCO = Vari-L VCO190-1750T, Evaluation Board = EVAL-ADF4154EB1. Measurements were taken on the HP8562E spectrum analyzer.






Figure 6. Phase Noise (Low Noise Mode and Spur Mode)




Figure 7. Phase Noise (Lowest Spur Mode)




Figure 8. Spurs (Lowest Noise Mode)




Figure 9. Spurs (Low Noise and Spur Mode)




Figure 10. Spurs (Lowest Spur Mode)




Figure 11. PFD Noise Floor vs. PFD Frequency (Lowest Noise Mode)




Figure 12. RF Input Sensitivity






Figure 13. Charge Pump Output Characteristics






B) Lock Time with the PLL in Normal Mode (Non Fast-lock), Low Spur Mode, a 1649.7 MHz to 1686.8 MHz Frequency Jump. Final Loop Bandwidth = 60 kHz

CIRCUIT DESCRIPTION

REFERENCE INPUT SECTION

The reference input stage is shown in Figure 17. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures that the REF_{IN} pin is not loaded on power-down.



RF INPUT STAGE

The RF input stage is shown in Figure 18. It is followed by a 2-stage limiting amplifier to generate the current mode logic (CML) clock levels needed for the prescaler.




Figure 18. RF Input Stage

RF INT DIVIDER

The RF INT CMOS counter allows a division ratio in the PLL feedback counter. Division ratios from 31 to 511 are allowed.

INT, FRAC, MOD, AND R RELATIONSHIP

The INT, FRAC, and MOD values, in conjunction with the R counter, make it possible to generate output frequencies that are spaced by fractions of the phase frequency detector (PFD). See the RF Synthesizer: A Worked Example section for more information. The RF VCO frequency (RF_{OUT}) equation is

$$RF_{OUT} = F_{PFD} \times \left(INT + \left(FRAC/MOD \right) \right)$$
(1)

where RF_{OUT} is the output frequency of the external voltage controlled oscillator (VCO).

$$F_{PFD} = REF_{IN} \times (1+D)/R \tag{2}$$

where:

 REF_{IN} is the reference input frequency. *D* is the REF_{IN} doubler bit.


R is the preset divide ratio of binary 4-bit programmable reference counter (1 to 15).

INT is the preset divide ratio of binary 9-bit counter (31 to 511). *MOD* is the preset modulus ratio of binary 12-bit programmable FRAC counter (2 to 4095).

FRAC is the preset fractional ratio of binary 12-bit programmable FRAC counter (0 to MOD).

RF R COUNTER

The 4-bit RF R counter allows the input reference frequency (REF_{IN}) to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 15 are allowed.



PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. Figure 20 is a simplified schematic. The PFD includes a fixed delay element that sets the width of the antibacklash pulse, which is typically 3 ns. This pulse ensures that there is no dead zone in the PFD transfer function and gives a consistent reference spur level.






Figure 20. PFD Simplified Schematic

MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4154 allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M3, M2, and M1 (see Table 9). Figure 21 shows the MUXOUT section in block diagram form.

The N-channel, open-drain, analog lock detect should be operated with an external pull-up resistor of 10 k Ω nominal. When lock has been detected, the lock detect is high with narrow low-going pulses.





INPUT SHIFT REGISTERS

The ADF4154 digital section includes a 4-bit RF R counter, a 9-bit RF N counter, a 12-bit FRAC counter, and a 12-bit modulus counter. Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2 and C1) in the shift register. These are the 2 LSBs, DB1, and DB0, as shown in Figure 2. The truth table for these bits is shown in Table 5. Table 6 shows a summary of how the latches are programmed.

PROGRAM MODES

Table 5 through Table 10 show how to set up the program modes in the ADF4154.

The ADF4154 programmable modulus is double-buffered. This means that two events have to occur before the part uses a new modulus value. First, the new modulus value is latched into the device by writing to the R-divider register. Second, a new write must be performed on the N-divider register. Therefore, whenever the modulus value is updated, the N-divider register must then be written to so that the modulus value is loaded correctly.

Table 5. C2 and C1 Truth Table

Control B	its	
C2	C1	Data Latch
0	0	N-divider register
0	1	R-divider register
1	0	Control register
1	1	Noise and spur register

REGISTERS

Table 6. Register Summary

																						N-DIVID	ER REG
FAST-LOCK	아 - 9-BIT RF INTEGER VALUE									12-BIT RF FRACTIONAL VALUE											CONTROL BITS		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
FL1	N9	N8	N7	N6	N5	N4	N3	N2	N1	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	C2 (0)	C1 (0)

R-DIVIDER REG


LOAD CONTROL									CONT BIT														
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P3	M3	M2	M1	P2	P1	R4	R3	R2	R1	M12	M11	M10	М9	M8	M7	M6	M5	M4	M3	M2	M1	C2 (0)	C1 (1)

														CONTRO	DL REG
				REFERENCE DOUBLER	CP/2		CURRE		PD POLARITY	ЧОЛ	POWER- DOWN	CP THREE-STATE	COUNTER RESET	CONT BIT	
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	U6	CP3	CP2	CP1	CP0	U5	U4	U3	U2	U1	C2 (1)	C1 (0)

NOISE AND SPUR REG

RESERVED	NC	DISE AN MOE		ł	R	ESERVI	ED	NOISE AND SPUR MODE	CON ⁻ Bi	-	
DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	019
Т9	Т8	T7	Т6	T5	T4	Т3	T2	T1	C2 (1)	C1 (1)	04833-0-

Table 7. Noise and Spur Register



Rev. 0 | Page 11 of 20

Table 8. N-Divider Register Map

FAST-LOCK			9-BIT	INTEG	ER VAL	UE (INT)					12	-BIT FR/	ACTION	IAL VAI	LUE (FF	RAC)					CONTR		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DE	
FL1	N9	N8	N7	N6	N5	N4	N3	N2	N1	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	C2 (0)	C1	
							F12 0 0	(F11	F10 0 0			F3 0 0	F 0 0		F1 0 1 0	F 0 1 2)	DNAL V	ALUE (I	FRAC)			
							0	(D	0			0	1		1	3							
							:	•		•			:	:		:	1							
							1 1		1 1	1 1			1 1	0		0 1		092 093						
							1 1		1 1	1 1			1 1	1 1		0 1		094 095						
	Ng)	N8	N7	•	N6	N5		N4	N3		12	N1			R VALUE	E (INT)							
	0		0 0	0		0 1	1 0		1 0	1 0	1 0		1 0	3										
	0		0	0		1	0 0		0	0	0		1 0	3	3									
	.														4									
	1:		:	:		:	:			:	:		:	:										
	1		1 1	1 1		1 1	1 1		1 1	1 1	0 1		1 0		09 10									
	1		1	1		1	1		1	1	1		1		11									
▼ FL1	FAST-L	оск																						

0 NORMAL OPERATION 1 FAST-LOCK ENABLED 04833-0-020

04833-0-021

Table 9. R-Divider Register Map																								
	LOAD CONTROL TOOXNW			RESERVED	PRESCALER	4-1	OUNTE	R	12-BIT INTERPOLATOR MODULUS VALUE (MOD)									CONTROL BITS						
	DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	P3	М3	M2	M1	P2	P1	R4	R3	R2	R1	M12	M11	M10	М9	M8	M7	M6	M5	M4	М3	M2	M1	C2 (0)	C1 (1)
0 NC	RMAL	NTROL OPERA ST-LOC	TION K TIMEF	11 F	P1 0 1	PRE 4/5 8/9	SCALEF R4 0 0 0 - - 1 1 1 1 1	R R 0 0 0 0 0 1 1 1 1 1 1 1		R2 0 1 1 0 0 1 1 1	M12 0 0 1 1 1 1 1 1 1		2 3 4	M10 0 0 1 1 1 1 1 1 1 1 1 1 0 UNTER ATIO		- - - - - - -	M3 0 0 1 1 1 1	M2 1 1 0 0 1 1	M 0 1 0 1 1 0 1	1		2 3 4	ATOR VALUE	(MOD)
	I			¥			(01)=																	
		M3 0	M2 0		M1 0	THR	COUT																	
		0 0	0 1		1 0	ANA		OCK DE	TECT															
		0 1 1	1 0 0		1 0 1	LOG	IVIDER (SIC HIGH	ł	1															
		1 1 1	0 1 1		1 0 1	R-D	IVIDER (DUTPU																
	I	<u> </u>	•		•	1.40	. 2000	5																

Table 9. R-Divider Register Map

Rev. 0 | Page 13 of 20

Table 10. Control Register Map

		RESE	RVED		REFERENCE DOUBLE	CP/2		CURRE		PD POLARITY	LDP	POWER- DOWN	CP THREE-STATE	COUNTER RESET	CONT BIT	
	DB15	DB14	DB13	DB12)B11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	U6	СРЗ	CP2	CP1	CP0	U5	U4	U3	U2	U1	C2 (1)	C1 (0)
				J6 DOL DIS/	EREN BLEF BLEI BLEC	۲ D	1						U2	0 1		ER RESET
												U3 0 1	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
.3			CB4			7001-0						0	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
÷30	<u>CP</u>	0	CP1 0	CP0 0	_	.700kΩ	5.100k	Ω 10	0.00kΩ 290			0 1	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0	0	0	0	0	1	.090	5.100k 0.630	Ω 10 0.	290		V4	0 1 LDP	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0	0 0	0	0 0	0 1	1	.090 .180	5.100k 0.630 1.250	Ω 10 0. 0.	290 590		0	0 1 LDP 3	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0	0 0 0	0	0 0 1	0 1 0	1 2 3	.090 .180 .260	5.100k 0.630 1.250 1.880	Ω 10 0. 0. 0.	290 590 880			0 1 LDP	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0	0 0 0 0		0 0 1 1	0 1 0 1	1 2 3 4	.090 .180 .260 .350	5.100k 0.630 1.250 1.880 2.500	Ω 10 0. 0. 0. 1.	290 590 880 150		0	0 1 LDP 3	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0	0 0 0 0 1		0 0 1 1 0	0 1 0 1 0	1 2 3 4 5	.090 .180 .260 .350 .440	5.100k 0.630 1.250 1.880 2.500 3.130	Ω 10 0. 0. 1. 1.	290 590 880 150 470		0	0 1 LDP 3	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0	0 0 0 1 1		0 0 1 1 0 0	0 1 0 1 0 1	1 2 3 4 5 6	.090 .180 .260 .350 .440 .530	5.100k 0.630 1.250 1.880 2.500 3.130 3.750	Ω 1(0. 0. 1. 1. 1.	290 590 880 150 470 760		0	0 1 LDP 3	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0	0 0 0 1 1 1		0 0 1 1 0 0 1	0 1 0 1 0 1 0	1 2 3 4 5 6 7	.090 .180 .260 .350 .440 .530 .620	5.100k 0.630 1.250 1.880 2.500 3.130 3.750 4.380	Ω 10 0. 0. 1. 1. 1. 2.	290 590 880 150 470 760 060		0	0 1 LDP 3	0 1 POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0	0 0 1 1 1 1		0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	1 2 3 4 5 6 7 8	.090 .180 .260 .350 .440 .530 .620 .700	5.100k 0.630 1.250 1.880 2.500 3.130 3.750 4.380 5.000	Ω 10 0. 0. 1. 1. 1. 2. 2.	290 590 880 150 470 760 060 350		0 1 PD F	0 1 LDP 3 5	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0 0	0 0 1 1 1 1 0		0 0 1 1 0 0 1 1 0	0 1 0 1 0 1 0 1	1 2 3 4 5 6 7 8 0	.090 .180 .260 .350 .440 .530 .620 .700	5.100k 0.630 1.250 2.500 3.130 3.750 4.380 5.000 0.310	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0.	290 590 880 150 470 760 060 350 150	0	0 1 PD F NEG	0 1 LDP 3 5 POLARIT GATIVE	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0 0	0 0 1 1 1 1		0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	1 2 3 4 5 6 7 8 0	.090 .180 .260 .350 .440 .530 .620 .700	5.100k 0.630 1.250 1.880 2.500 3.130 3.750 4.380 5.000	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0.	290 590 880 150 470 760 060 350		0 1 PD F NEG	0 1 LDP 3 5	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0 0	0 0 1 1 1 1 0		0 0 1 1 0 0 1 1 0	0 1 0 1 0 1 0 1	1 2 3 4 5 6 7 8 0 1	.090 .180 .260 .350 .440 .530 .620 .700	5.100k 0.630 1.250 2.500 3.130 3.750 4.380 5.000 0.310	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0. 0. 0.	290 590 880 150 470 760 060 350 150	0	0 1 PD F NEG	0 1 LDP 3 5 POLARIT GATIVE	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0 0 0 0 1	0 0 1 1 1 1 0 0		0 0 1 1 0 0 1 1 1 0 0	0 1 0 1 0 1 0 1	1 2 3 4 5 6 7 8 0 1 1	.090 .180 .260 .350 .440 .530 .620 .700 .540 .100	5.100k 0.630 1.250 2.500 3.130 3.750 4.380 5.000 0.310 0.630	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0. 0. 0. 0.	290 590 880 150 470 760 060 350 150 300	0	0 1 PD F NEG	0 1 LDP 3 5 POLARIT GATIVE	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0 0 0 1 1 1	0 0 0 1 1 1 1 0 0 0		0 0 1 1 0 0 1 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1	1 2 3 4 5 6 7 8 0 1 1 2	.090 .180 .260 .350 .440 .530 .620 .700 .540 .100 .640 .180	5.100k 0.630 1.250 1.880 2.500 3.130 3.750 4.380 5.000 0.310 0.630 0.940 1.250	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0. 0. 0. 0. 0. 0. 0.	290 590 880 150 470 760 060 350 150 300 440 588	0	0 1 PD F NEG	0 1 LDP 3 5 POLARIT GATIVE	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 1 1 1 1 0 0 0 0 1		0 0 1 1 0 0 1 1 1 0 0 1 1 1 0	0 1 0 1 0 1 0 1 0 1 0 1 0	1 2 3 4 5 6 7 8 0 1 1 2 2	.090 .180 .260 .350 .440 .530 .620 .700 .540 .100 .640 .180 .730	5.100k 0.630 1.250 1.880 2.500 3.130 3.750 4.380 5.000 0.310 0.310 0.940 1.250 1.570	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.	290 590 880 150 470 760 060 350 150 300 440 588 740	0	0 1 PD F NEG	0 1 LDP 3 5 POLARIT GATIVE	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 1 1 1 1 1 1	0 0 1 1 1 1 1 0 0 0 0 1 1		0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0	1 2 3 4 5 6 7 8 0 1 1 2 2 3	.090 .180 .260 .350 .530 .620 .700 .540 .100 .640 .180 .730 .270	5.100k 0.630 1.250 1.880 2.500 3.130 3.750 4.380 5.000 0.310 0.630 0.940 1.250 1.570 1.880	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.	290 590 880 150 470 760 060 350 150 300 440 588 740 880	0	0 1 PD F NEG	0 1 LDP 3 5 POLARIT GATIVE	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>
0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 1 1 1 1 0 0 0 0 1		0 0 1 1 0 0 1 1 1 0 0 1 1 1 0	0 1 0 1 0 1 0 1 0 1 0 1 0	1 2 3 4 5 6 7 8 0 1 1 2 2 3 3	.090 .180 .260 .350 .440 .530 .620 .700 .540 .100 .640 .180 .730	5.100k 0.630 1.250 1.880 2.500 3.130 3.750 4.380 5.000 0.310 0.310 0.940 1.250 1.570	Ω 10 0. 0. 0. 1. 1. 1. 2. 2. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.	290 590 880 150 470 760 060 350 150 300 440 588 740	0	0 1 PD F NEG	0 1 LDP 3 5 POLARIT GATIVE	0 1 NORM POWE	DISAE THRE	BLED E-STATE /N ERATIO	<u> </u>

04833-0-022

REGISTER DEFINITION *N-Divider Register, R0*

The on-chip N-divider register is programmed by setting R0[1, 0] to [0, 0]. Table 8 shows the input data format for programming this register.

9-Bit INT Value

These nine bits control what is loaded as the INT value. This is used to determine the overall feedback division factor (see Equation 1).

12-Bit FRAC Value

These 12 bits control what is loaded as the FRAC value into the fractional interpolator. This value helps determine the overall feedback division factor (see Equation 1). The FRAC value must be less than the value loaded into the MOD register.

Fast-Lock

Setting the part to logic high enables fast-lock mode. To use fast-lock, the required time value for wide bandwidth mode needs to be loaded into the R-divider register.

The charge pump current increases from $16 \times$ the minimum current and reverts back to $1 \times$ the minimum current once the time value loaded has expired.

See the Fast-Lock Timer and Register Sequences section for more information.

R-DIVIDER REGISTER, R1

The on-chip R-divider register is programmed by setting R1[1,0] to [0,1]. Table 9 shows the input data format for programming this register.

Load Control

When set to logic high, the value being programmed in the modulus is not loaded into the modulus. Instead, it sets the fast-lock timer. The value of the fast-lock timer/ F_{PFD} is the amount of time the PLL stays in wide bandwidth mode.

Μυχουτ

The on-chip multiplexer is controlled by R1[22...20] on the ADF4154. Table 9 shows the truth table.

Digital Lock Detect

The digital lock detect output goes high if there are 40 successive PFD cycles with an input error of less than 15 ns. It stays high until a new channel is programmed or until the error at the PFD input exceeds 30 ns for one or more cycles. If the loop bandwidth is narrow compared to the PFD frequency, the error at the PFD inputs may drop below 15 ns for 40 cycles around a cycle slip. Therefore, the digital lock detect may go falsely high for a short period until the error again exceeds 30 ns. In this case, the digital lock detect is reliable only as a loss-of-lock detector.

Prescaler (P/P + 1)

The dual-modulus prescaler (P/P + 1), along with the INT, FRAC, and MOD counters, determines the overall division ratio from the RF_{IN} to the PFD input. Operating at CML levels, it takes the clock from the RF input stage and divides it down for the counters. It is based on a synchronous 4/5 core. When set to 4/5, the maximum RF frequency allowed is 2 GHz. Therefore, when operating the ADF4154 above 2 GHz, this must be set to 8/9. The prescaler limits the INT value.

With P = 4/5, $N_{MIN} = 31$. With P = 8/9, $N_{MIN} = 91$.

The prescaler can also influence the phase noise performance. If INT < 91, a prescaler of 4/5 should be used. For applications where INT > 91, P = 8/9 should be used for optimum noise performance (see Table 9).

4-Bit RF R Counter

The 4-bit RF R counter allows the input reference frequency (REF_{IN}) to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 15 are allowed.

12-Bit Interpolator Modulus/Fast-Lock Timer

Bits DB13–DB2 have two functions depending on the value of the load control bit: modulus or fast lock timer value.

When the load control bit = 0 (DB23), the required modulus may be programmed into the R-divider register (DB13–DB2).

When the load control bit = 1 (DB23), the required fast-lock timer value may be programmed into the R-divider register (DB13–DB2).

This programmable register sets the fractional modulus, which is the ratio of the PFD frequency to the channel step resolution on the RF output. Refer to the RF Synthesizer: A Worked Example section for more information.

The ADF4154 programmable modulus is double-buffered. This means that two events must occur before the part uses a new modulus value. First, the new modulus value is latched into the device by writing to the R-divider register. Second, a new write must be performed on the N-divider register. Therefore, whenever the modulus value is updated, the N-divider register must be written to so that the modulus value is loaded correctly.

CONTROL REGISTER, R2

The on-chip control register is programmed by setting R2[1,0] to [0, 1]. Table 10 shows the input data format for programming this register.

RF Counter Reset

DB3 is the RF counter reset bit for the ADF4154. When this is 1, the RF synthesizer counters are held in reset. For normal operation, this bit should be 0.

RF Charge Pump Three-State

This bit puts the charge pump into three-state mode when programmed to 1. It should be set to 0 for normal operation.

RF Power-Down

DB4 on the ADF4154 provides the programmable power-down mode. Setting Bit DB4 to 1 powers down the device. Setting Bit DB4 to 0 returns the synthesizer to normal operation. While in software power-down mode, the part retains all information in its registers. Only when supplies are removed are the register contents lost.

When a power-down is activated, the following events occur:

- 1. All active dc current paths are removed.
- 2. The synthesizer counters are forced to their load state conditions.
- 3. The charge pump is forced into three-state mode.
- 4. The digital lock detect circuitry is reset.
- 5. The RF_{IN} input is de-biased.
- 6. The input register remains active and capable of loading and latching data.

Lock Detect Precision (LDP)

When the LDP bit is programmed to 0, 24 consecutive reference cycles of 15 ns must occur before the digital lock detect is set. When this bit is programmed to 1, 40 consecutive reference cycles of 15 ns must occur before digital lock detect is set.

Phase Detector Polarity

DB6 in the ADF4154 sets the phase detector polarity. When the VCO characteristics are positive, this should be set to 1. When they are negative, it should be set to 0.

Charge Pump Current Setting

DB7, DB8, DB9, and DB10 set the charge pump current, which should be set according to the loop filter design (see Table 10).

REF_{IN} Doubler

Setting the REF_{IN} bit to 0 feeds the REF_{IN} signal directly to the 4-bit RF R counter, which disables the doubler. Setting the REF_{IN} bit to 1 multiplies the REF_{IN} frequency by a factor of 2 before feeding into the 4-bit R counter. When the doubler is disabled, the REF_{IN} falling edge is the active edge at the PFD input to the fractional synthesizer. When the doubler is enabled, both the rising and falling edges of REF_{IN} become active edges at the PFD input.

When the doubler is enabled and the lowest spur mode is chosen, the in-band phase noise performance is sensitive to the REF_{IN} duty cycle. The phase noise degradation can be as much as 5 dB for the REF_{IN} duty cycles outside a 45% to 55% range. The phase noise is insensitive to the REF_{IN} duty cycle in the lowest noise mode and in the lowest noise and spur mode. The phase noise is insensitive to the REF_{IN} duty cycle when the doubler is disabled.

NOISE AND SPUR REGISTER, R3

The on-chip noise and spur register is programmed by setting R3[1,0] to [1,1]. Table 7 shows the input data format for programming this register.

Noise and Spur Mode

Noise and spur mode allows the user to optimize a design either for improved spurious performance or for improved phase noise performance. When the lowest spur setting is chosen, dither is enabled. This randomizes the fractional quantization noise so that it looks more like white noise rather than spurious noise. This means that the part is optimized for improved spurious performance. This operation would normally be used when the PLL closed-loop bandwidth is wide for fast-locking applications. A wide-loop bandwidth is seen as a loop bandwidth greater than 1/10 of the RFOUT channel step resolution (f_{RES}). A wide-loop filter does not attenuate the spurs to a level that a narrow-loop bandwidth would. When the low noise and spur setting is enabled, dither is disabled. This optimizes the synthesizer to operate with improved noise performance. However, the spurious performance is degraded in this mode compared to the lowest spurs setting. To further improve noise performance, the lowest noise setting option can be used, which reduces the phase noise. As well as disabling the dither, it ensures that the charge pump operates in an optimum region for noise performance. This setting is extremely useful where a narrow-loop filter bandwidth is available. The synthesizer ensures extremely low noise and the filter attenuates the spurs. The typical performance characteristics give the user an idea of the trade-off in a typical WCDMA setup for the different noise and spur settings.

RESERVED BITS

These bits should be set to 0 for normal operation.

RF SYNTHESIZER: A WORKED EXAMPLE

This equation governs how the synthesizer should be programmed.

$$RF_{OUT} = [INT + (FRAC/MOD)] \times [F_{PFD}]$$
(3)

where:

 RF_{OUT} is the RF frequency output. INT is the integer division factor. FRAC is the fractionality. MOD is the modulus.

$$F_{PFD} = [REF_{IN} \times (1 = D)/R]$$
(4)

where:

 REF_{IN} is the reference frequency input. D is the RF REF_{IN} doubler bit. R is the RF reference division factor. For example, in a GSM 1800 system, where a 1.8 GHz RF frequency output (RF_{OUT}) is required, a 13 MHz reference frequency input (REF_{IN}) is available and a 200 kHz channel resolution (f_{RES}) is required on the RF output.

$$MOD = REF_{IN} / f_{RES}$$

 $MOD = 13 \text{ MHz}/200 \text{ kHz} = 65$

From Equation 4,

 $F_{PFD} = [13 \text{ MHz} \times (1+0)/1] = 13 \text{ MHz}$ (5) $1.8 G = 13 \text{ MHz} \times (INT + FRAC/65) \ge$ (6)

$$INT = 138; \ge FRAC = 30$$

MODULUS

The choice of modulus (MOD) depends on the reference signal (REF_{IN}) available and the channel resolution (f_{RES}) required at the RF output. For example, a GSM system with 13 MHz REF_{IN} would set the modulus to 65, resulting in the RF output resolution (f_{RES}) of 200 kHz (13 MHz/65) that is necessary for GSM.

REFERENCE DOUBLER AND REFERENCE DIVIDER

The reference doubler on-chip allows the input reference signal to be doubled. This is useful for increasing the PFD comparison frequency. Making the PFD frequency higher improves the noise performance of the system. Doubling the PFD frequency usually results in an improvement in noise performance of 3 dB. It is important to note that the PFD cannot be operated above 32 MHz due to a limitation in the speed of the Σ - Δ circuit of the N divider.

12-BIT PROGRAMMABLE MODULUS

Unlike most other fractional-N PLLs, the ADF4154 allows the user to program the modulus over a 12-bit range. This means that the user can set up the part in many different configurations for the application, when combined with the reference doubler and the 4-bit R counter.

For example, consider an application that requires a 1.75 GHz RF and a 200 kHz channel step resolution. The system has a 13 MHz reference signal.

One possible setup is feeding the 13 MHz directly to the PFD and programming the modulus to divide by 65, which would result in the required 200 kHz resolution.

Another possible setup is using the reference doubler to create 26 MHz from the 13 MHz input signal. The 26 MHz signal is then fed into the PFD, which programs the modulus to divide by 130. This setup also results in 200 kHz resolution and offers superior phase noise performance over the previous setup.

The programmable modulus is also very useful for multistandard applications. If a dual-mode phone requires PDC and GSM 1800 standards, the programmable modulus is a huge benefit. The PDC requires a 25 kHz channel step resolution, whereas the GSM 1800 requires a 200 kHz channel step resolution. A 13 MHz reference signal could be fed directly to the PFD. The modulus would be programmed to 520 when in PDC mode (13 MHz/520 = 25 kHz). The modulus would be reprogrammed to 65 for GSM 1800 operation (13 MHz/65 = 200 kHz). It is important that the PFD frequency remains constant (13 MHz). By keeping the PFD constant, the user can design a one-loop filter that can be used in both setups without running into stability issues. The ratio of the RF frequency to the PFD frequency affects the loop design. Keeping this relationship constant instead of changing the modulus factor results in a stable filter.

SPURIOUS OPTIMIZATION AND FAST-LOCK

The ADF4154 can be optimized for low spurious signals by using the noise and spur register. However, in order to achieve fast-lock time, a wider loop bandwidth is needed. Note that a wider loop bandwidth can lead to notable spurious signals, which cannot be reduced significantly by the loop filter.

Using the fast-lock feature can achieve the same fast-lock time as the noise and spur register, but with the advantage of lower spurious signals, since the final loop bandwidth is reduced by a quarter.

FAST-LOCK TIMER AND REGISTER SEQUENCES

If the fast-lock mode is used, a timer value needs to be loaded into the PLL to determine the time of the wide bandwidth.

When the load control bit = 1, the timer value is loaded via the 12-bit modulus value. To use fast-lock, the PLL must be written to in the following sequence:

- Load the R-divider register with DB23 = 1 and the chosen fast-lock timer value (DB13–DB2) instead of the modulus. Note that the duration of time the PLL remains in wide bandwidth is equal to the fast-lock timer/F_{PFD}.
- 2. Load the **noise and spur register**.
- 3. Load the **control register**.
- 4. Load **R-divider register** with DB23 = 0 and MUXOUT = 110 (DB22–DB20). All the other needed parameters, including the modulus, also need to be loaded.
- 5. Load the **N-divider register**, including fast-lock = 1 (DB23), to activate fast-lock mode.

Once this procedure is completed, future frequency jumps deploying fast-lock need to repeat only Step 5.

If fast-lock is not used, then use the following sequence:

- 1. Load the noise and spur register.
- 2. Load the **control register**.
- 3. Load the **R-divider register** with DB23 = 0 and other necessary parameters.
- Load the N-divider register, including fast-lock = 0 (DB23) for normal operation.

To change frequency, only Step 4 need be repeated.

FAST-LOCK: A WORKED EXAMPLE

Consider an example in which PLL has reference frequencies of 13 MHz and $F_{PFD} = 13$ MHz and a required lock time of 50 μ s. Therefore, the PLL is set to wide bandwidth for 40 μ s.

If the time period chosen for the wide bandwidth is 40 μs then

Fast-lock timer value = time in wide bandwidth \times *F*_{PFD} Fast-lock timer value = 40 µs \times 13 MHz = 520

Therefore, 520 has to be loaded into the R-divider register in Step 1 of the sequence described in the Fast-Lock Timer and Register Sequences section.

FAST-LOCK: LOOP FILTER TOPOLOGY

To use fast-lock mode, an extra connection from the PLL to the loop filter is needed. The MUXOUT must reduce the damping resistor in the loop filter to ¼ while in wide bandwidth mode. This is required because the charge pump current is increased by 16 while in wide bandwidth mode and stability must be ensured. This can be done with the following two topologies:

- 1. Divide the damping resistor (R1) into two values (R1 and R1A) of ratio 1:3 (see Figure 22).
- 2. Use an extra resistor (R1A) and connect it directly from the MUXOUT, as shown in Figure 22. The extra resistor must be chosen such that the parallel combination of an extra resistor and the damping resistor (R1) is reduced to ¼ of the original value of R1 alone (see Figure 23).




Figure 22 Fast-lock Loop Filter Topology—Topology 1




Figure 23. Fast-lock Loop Filter Topology—Topology 2

SPURIOUS SIGNALS Predicting Where They Appear

As in integer-N PLLs, spurs appear at PFD frequency offsets from the carrier. In a fractional-N PLL, spurs also appear at frequencies equal to the RFour channel step resolution (fRES). The third-order fractional interpolator engine of the ADF4154 may also introduce subfractional spurs. If the fractional denominator (MOD) is divisible by 2, spurs appear at $\frac{1}{2}$ f_{RES.} If the fractional denominator (MOD) is divisible by 3, spurs appear at 1/3 fRES. Harmonics of all spurs mentioned also appear. With the lowest spur mode enabled, the fractional and subfractional spurs are attenuated dramatically. The worst-case spurs appear when the fraction is programmed to 1/MOD. For example, in a GSM 900 MHz system with a 26 MHz PFD frequency and an RF_{OUT} channel step resolution (f_{RES}) of 200 kHz, the MOD = 130. PFD spurs appear at 26 MHz offset and fractional spurs appear at 200 kHz offset. Since the MOD is divisible by 2, subfractional spurs are also present at 100 kHz offset.

FILTER DESIGN—ADISIMPLL

A filter design and analysis program is available to help the user implement the PLL design. Visit www.analog.com/pll for a free download of the ADIsimPLL software. The software designs, simulates, and analyzes the entire PLL frequency and time domain response. Various passive and active filter architectures are allowed. Rev. 2 of ADIsimPLL allows analysis of the ADF4154.

INTERFACING


The ADF4154 has a simple, SPI* compatible serial interface for writing to the device. SCLK, SDATA, and LE control the data transfer. When LE (latch enable) is high, the 22 bits that have been clocked into the input register on each rising edge of SCLK are transferred to the appropriate latch. See Figure 2 for the timing diagram and Table 5 for the latch truth table.


The maximum allowable serial clock rate is 20 MHz. This means that the maximum update rate possible for the device is 909 kHz or one update every 1.1 μ s. This is more than adequate for systems that have typical lock times in the hundreds of microseconds.

ADuC812 Interface

Figure 24 shows the interface between the ADF4154 and the ADuC812 MicroConverter[®]. Since the ADuC812 is based on an 8051 core, this interface can be used with any 8051-based microcontroller. The MicroConverter is set up for SPI master mode with CPHA = 0. To initiate the operation, bring the I/O port driving LE low. Each latch of the ADF4154 needs a 24-bit word, which is accomplished by writing three 8-bit bytes from the MicroConverter to the device. After the third byte is written, the LE input should be brought high to complete the transfer.

When operating in the mode described, the maximum SCLOCK rate of the ADuC812 is 4 MHz. This means that the maximum rate at which the output frequency can be changed is 180 kHz.





ADSP-2181 Interface

Figure 25 shows the interface between the ADF4154 and the ADSP-21xx digital signal processor. As discussed previously, the ADF4154 needs a 24-bit serial word for each latch write. The easiest way to accomplish this using the ADSP-21xx family is to use the autobuffered transmit mode of operation with alternate framing. This provides a means for transmitting an entire block of serial data before an interrupt is generated. Set up the word length for eight bits and use three memory locations for each 24-bit word. To program each 24-bit latch, store each of the three 8-bit bytes, enable the autobuffered mode, and write to the transmit register of the DSP. This last operation initiates the autobuffer transfer.




Figure 25. ADSP-21xx to ADF4154 Interface

PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE


The lands on the chip scale package (CP-20) are rectangular. The printed circuit board pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The land should be centered on the pad. This ensures that the solder joint size is maximized.

The bottom of the chip scale package has a central thermal pad. The thermal pad on the printed circuit board should be at least as large as this exposed pad. On the printed circuit board, there should be a clearance of at least 0.25 mm between the thermal pad and the inner edges of the pad pattern to avoid shorting.

Thermal vias may be used on the printed circuit board thermal pad to improve thermal performance of the package. If vias are used, they should be incorporated into the thermal pad at 1.2 mm pitch grid. The via diameter should be between 0.3 mm and 0.33 mm, and the via barrel should be plated with 1 oz. of copper to plug the via.


The user should connect the printed circuit board thermal pad to AGND.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153AB

Figure 26. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1

Figure 27. 20-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body, (CP-20) Dimensions shown in millimeters

ORDERING GUIDE

Model	Description	Temperature Range	Package Option
ADF4154BRU	Thin Shrink Small Outline Package (TSSOP)	-40°C to +85°C	RU-16
ADF4154BRU-REEL	Thin Shrink Small Outline Package (TSSOP)	–40°C to +85°C	RU-16
ADF4154BRU-REEL7	Thin Shrink Small Outline Package (TSSOP)	–40°C to +85°C	RU-16
ADF4154BCP	Lead Frame Chip Scale Package (LFCSP)	-40°C to +85°C	CP-20
ADF4154BCP-REEL	Lead Frame Chip Scale Package (LFCSP)	–40°C to +85°C	CP-20
ADF4154BCP-REEL7	Lead Frame Chip Scale Package (LFCSP)	–40°C to +85°C	CP-20
EVAL-ADF4154EB1			

Purchase of licensed I²C components of Analog Devices, Inc. or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specifications as defined by Philips.

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04833-0-4/04(0)



www.analog.com