

256-Position and 33-Position Digital Potentiometers

AD5200/AD5201

FEATURES $AD5200-256\text{-Position} \\ AD5201-33\text{-Position} \\ 10~k\Omega,~50~k\Omega \\ 3\text{-Wire SPI-Compatible Serial Data Input Single Supply 2.7 V to 5.5 V or Dual Supply <math>\pm 2.7$ V for AC or Bipolar Operations Internal Power-On Midscale Preset

APPLICATIONS

Mechanical Potentiometer Replacement Instrumentation: Gain, Offset Adjustment Programmable Voltage-to-Current Conversion Programmable Filters, Delays, Time Constants Line Impedance Matching

FUNCTIONAL BLOCK DIAGRAM AD5200/AD5201 VDD AD5200/AD5201 VSS A W W W CLK SDI GND PWR-ON PRESET PRESET

GENERAL DESCRIPTION

The AD5200 and AD5201 are programmable resistor devices, with 256 positions and 33 positions respectively, that can be digitally controlled through a 3-wire SPI serial interface. The terms programmable resistor, variable resistor (VR), and RDAC are commonly used interchangeably to refer to digital potentiometers. These devices perform the same electronic adjustment function as a potentiometer or variable resistor. Both AD5200/AD5201 contain a single variable resistor in the compact µSOIC-10 package. Each device contains a fixed wiper resistance at the wiper contact that taps the programmable resistance at a point determined by a digital code. The code is loaded in the serial input register. The resistance between the wiper and either end point of the programmable resistor varies linearly with respect to the digital code transferred into the VR latch. Each variable resistor offers a completely programmable value of resistance, between the A terminal and the wiper, or the B terminal and the wiper. The fixed A-to-B terminal resistance of 10 k Ω or 50 k Ω

has a nominal temperature coefficient of 500 ppm/°C. The VR has a VR latch that holds its programmed resistance value. The VR latch is updated from an SPI-compatible serial-to-parallel shift register that is loaded from a standard 3-wire serial-input digital interface. Eight data bits for the AD5200 and six data bits for the AD5201 make up the data word that is clocked into the serial input register. The internal preset forces the wiper to the midscale position by loading 80_H and 10_H into AD5200 and AD5201 VR latches respectively. The SHDN pin forces the resistor to an end-to-end open-circuit condition on the A terminal and shorts the wiper to the B terminal, achieving a microwatt power shutdown state. When SHDN is returned to logic high, the previous latch setting puts the wiper in the same resistance setting prior to shutdown. The digital interface is still active during shutdown so that code changes can be made that will produce a new wiper position when the device is returned from shutdown.

All parts are guaranteed to operate over the extended industrial temperature range of -40° C to $+85^{\circ}$ C.

AD5200/AD5201-SPECIFICATIONS

$\begin{array}{l} \textbf{AD5200 ELECTRICAL CHARACTERISTICS} & (V_{DD}=5~V~\pm~10\%,~or~3~V~\pm~10\%,~V_{SS}=0~V,~V_A=+V_{DD},~V_B=0~V,\\ -40^{\circ}C < T_A < +85^{\circ}C~unless~otherwise~noted.) \end{array}$

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS RHEOSTAT MC	DDE					
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , V_A = No Connect	-1	± 0.25	+1	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , V_A = No Connect	-2	± 0.5	+2	LSB
Nominal Resistor Tolerance ³	ΔR_{AB}	$T_A = 25$ °C	-30		+30	%
Resistance Temperature Coefficient	$R_{AB}/\Delta T$	$V_{AB} = V_{DD}$, Wiper = No Connect		500		ppm/°C
Wiper Resistance	R_{W}	$V_{\rm DD} = 5 \text{ V}$		50	100	Ω
DC CHARACTERISTICS POTENTIOME	TER DIVIDER	MODE (Specifications apply to all VRs.)				
Resolution	N		8			Bits
Differential Nonlinearity 4	DNL		-1	$\pm 1/4$	+1	LSB
Integral Nonlinearity 4	INL		-2	$\pm 1/2$	+2	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	$Code = 80_{H}$		5		ppm/°C
Full-Scale Error	V _{WFSE}	$Code = FF_H$	-1.5	-0.5	0	LSB
Zero-Scale Error	V _{WZSE}	$Code = 00_{H}$	0	+0.5	+1.5	LSB
RESISTORTERMINALS						
Voltage Range ⁵	$V_{A, B, W}$		V _{SS}		V_{DD}	V
Capacitance ⁶ A, B	C _{A, B}	$f = 1$ MHz, Measured to GND, Code = 80 $_{\rm H}$		45	22	рF
Capacitance ⁶ W	Cw	f = 1 MHz, Measured to GND, Code = 80 H		60		pF
Shutdown Supply Current ⁷	I _{DD SD}	$V_{\rm DD} = 5.5 \mathrm{V}$		0.01	5	μA
Common-Mode Leakage	I _{CM}	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V_{IH}		2.4			V
Input Logic Low	V _{IL}				0.8	V
Input Logic High	V _{IH}	$V_{DD} = 3 \text{ V}, V_{SS} = 0 \text{ V}$	2.1			V
Input Logic Low	VII	$V_{DD} = 3 \text{ V}, V_{SS} = 0 \text{ V}$			0.6	V
Input Current	I _{IL}	$V_{IN} = 0 \text{ V or } 5 \text{ V}$			±1	μA
Input Capacitance ⁶	C _{IL}	· in		5		pF
POWERSUPPLIES						
Logic Supply	V _{LOGIC}		2.7		5.5	V
Power Single-Supply Range	V _{DD RANGE}	$V_{SS} = 0 V$	-0.3		5.5	V
Power Dual-Supply Range	V _{DD/SS RANGE}	133 0 1	±2.3		±2.7	v
Positive Supply Current	I _{DD}	$V_{IH} = +5 \text{ V or } V_{IL} = 0 \text{ V}$		15	40	μA
Negative Supply Current	I _{SS}	$V_{SS} = -5 \text{ V}$		15	40	μA
Power Dissipation ⁸	P _{DISS}	$V_{IH} = +5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = +5 \text{ V}, V_{SS} = 0 \text{ V}$			0.2	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = +5 \text{ V} \pm 10\%$, Code = Midscale	-0.01	0.001		%/%
DYNAMIC CHARACTERISTICS 6,9						
Bandwidth-3dB	BW_10 kΩ	$R_{AB} = 10 \text{ k}\Omega$, Code = 80 H		600		kHz
Danawidin Jub	BW_50 kΩ	$R_{AB} = 10 \text{ k}\Omega$, Code = 80 H		100		kHz
Total Harmonic Distortion	THD _W	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.003		%
V_W Settling Time (10 k Ω /50 k Ω)	-	$V_A = 1$ V IIIIS, $V_B = 0$ V, $1 = 1$ KHZ, $K_{AB} = 10$ KIZ $V_A = 5$ V, $V_B = 0$ V, ± 1 LSB Error Band		2/9		
Resistor Noise Voltage Density	t _S	$R_{WB} = 5 \text{ k}\Omega, RS = 0$		9		μs nV√ Hz
NOTES	e _{N_WB}	INB 3 KBB, ICO 0				11 / /112

-2-REV. B

NOTES 1 Typicals represent average readings at 25°C and $V_{\rm DD}$ = 5 V, $V_{\rm SS}$ = 0 V.

²Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. I w = VDD/R for both VDD = +2.7 V,

 $^{{}^{3}}V_{AB} = V_{DD}$, Wiper $(V_{W}) = No$ connect.

 $^{^4}$ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ±1 LSB maximum are Guaranteed Monotonic operating conditions.

⁵Resistor Terminals A, B, W have no limitations on polarity with respect to each other.

⁶Guaranteed by design and not subject to production test.

⁷Measured at the A terminal. A terminal is open-circuited in shutdown mode.

 $^{^8}P_{DISS}$ is calculated from ($I_{DD} \times V_{DD}$). CMOS logic level inputs result in minimum power dissipation.

 $^{^{9}}$ All dynamic characteristics use $V_{DD} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$.

Specifications subject to change without notice.

$\begin{array}{l} \textbf{AD5201 ELECTRICAL CHARACTERISTICS} & (V_{DD}=5~V~\pm~10\%,~or~3~V~\pm~10\%,~V_{SS}=0~V,~V_A=+V_{DD},~V_B=0~V,\\ -40^{\circ}C < T_A < +85^{\circ}C~unless~otherwise~noted.) \end{array}$

Parameter	Symbol	Conditions	Min	\mathbf{Typ}^1	Max	Unit
DC CHARACTERISTICS RHEOSTAT MC	DDE					
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , V_A = No Connect	-0.5	±0.05	+0.5	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , V_A = No Connect	-1	± 0.1	+1	LSB
Nominal Resistor Tolerance ³	ΔR_{AB}	$T_A = 25$ °C	-30		+30	%
Resistance Temperature Coefficient	$R_{AB}/\Delta T$	$V_{AB} = V_{DD}$, Wiper = No Connect		500		ppm/°C
Wiper Resistance	R _W	$V_{DD} = 5 \text{ V}$		50	100	Ω
DC CHARACTERISTICS POTENTIOME	TER DIVIDER	MODE (Specifications apply to all VRs.)				
Resolution ⁴	N		6			Bits
Differential Nonlinearity ⁵	DNL			±0.01	+0.5	LSB
Integral Nonlinearity ⁵	INL		-1	±0.02		LSB
Voltage Divider Temperature Coefficient	$\Delta V_{W}/\Delta T$	Code = 10 H	_	5		ppm/°C
Full-Scale Error	V _{WFSE}	Code = 20 H	-1/2	-1/4	0	LSB
Zero-Scale Error	V _{WZSE}	Code = 00 H	0	+1/4	+1/2	LSB
-	· WZSE	Court of h				202
RESISTOR TERMINALS Voltage Range ⁶	$V_{A, B, W}$		V_{SS}		V_{DD}	v
Capacitance ⁷ A, B	$C_{A, B}$	$f = 1$ MHz, Measured to GND, Code = 10_{H}	V SS	45	* DD	pF
Capacitance ⁷ W	C _A , B C _W	f = 1 MHz, Measured to GND, Code = 10 H		60		рF
Shutdown Supply Current ⁸	I _{DD SD}	$V_{DD} = 5.5 \text{ V}$		0.01	5	μA
Common-Mode Leakage	I _{DD_SD}	$V_{\rm AD} = 3.5 \text{ V}$ $V_{\rm A} = V_{\rm B} = V_{\rm DD}/2$		1	J	nA
	1CM	VA - VB - VDD/2		1		11/1
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V _{IH}		2.4			V
Input Logic Low	V_{IL}				0.8	V
Input Logic High	V_{IH}	$V_{DD} = 3 \text{ V}, V_{SS} = 0 \text{ V}$	2.1			V
Input Logic Low	V _{IL}	$V_{DD} = 3 \text{ V}, V_{SS} = 0 \text{ V}$			0.6	V.
Input Current	I_{IL}	$V_{IN} = 0 \text{ V or } 5 \text{ V}$		_	±1	μA
Input Capacitance 7	C _{IL}			5		pF
POWERSUPPLIES						
Logic Supply	V_{LOGIC}		2.7		5.5	V
Power Single-Supply Range	V _{DD RANGE}	$V_{SS} = 0 V$	-0.3		5.5	V
Power Dual-Supply Range	V _{DD/SS RANGE}		±2.3		± 2.7	V
Positive Supply Current	I_{DD}	$V_{IH} = +5 \text{ V or } V_{IL} = 0 \text{ V}$		15	40	μA
Negative Supply Current	I _{SS}	$V_{SS} = -5 \text{ V}$		15	40	μA
Power Dissipation 9	P_{DISS}	$V_{IH} = +5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}$			0.2	mW
Power Supply Sensitivity	PSS	$\Delta V_{\rm DD} = +5 \text{ V} \pm 10\%$	-0.01	0.001	+0.01	%/%
DYNAMIC CHARACTERISTICS 7,10						
Bandwidth-3 dB	BW_10 kΩ	$R_{AB} = 10 \text{ k}\Omega$, Code = 10_{H}		600		kHz
	BW_50 kΩ	$R_{AB} = 50 \text{ k}\Omega$, Code = 10_{H}		100		kHz
Total Harmonic Distortion	$\overline{\mathrm{THD}_{\mathrm{W}}}$	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.003		%
V_W Settling Time (10 k Ω /50 k Ω)	t _S "	$V_A = 5 \text{ V}, V_B = 0 \text{ V}, \pm 1 \text{ LSB Error Band}$		2/9		μs
Resistor Noise Voltage Density	e _{N_WB}	$R_{WB} = 5 k\Omega, RS = 0$		9		nV√Hz

NOTES

Specifications subject to change without notice.

REV. B -3-

 $^{^1}Typicals$ represent average readings at 25°C and $V_{\rm DD}$ = 5 V, V_{SS} = 0 V.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. $I_W = V_{DD}/R$ for both $V_{DD} = +2.7 \text{ V}$, $V_{SS} = -2.7 \text{ V}$.

 $^{{}^{3}}V_{AB} = V_{DD}$, Wiper $(V_{W}) = No$ connect.

⁴ Six bits are needed for 33 positions even though it is not a 64-position device.

⁵ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ± 1 LSB maximum are Guaranteed Monotonic operating conditions.

⁶ Resistor Terminals A, B, W have no limitations on polarity with respect to each other.

 $^{^{7}\,\}mathrm{Guaranteed}$ by design and not subject to production test.

⁸ Measured at the A terminal. A terminal is open-circuited in shutdown mode.

 $^{^9}P_{DISS}$ is calculated from (I_DD \times V_DD). CMOS logic level inputs result in minimum power dissipation.

 $^{^{10}}$ All dynamic characteristics use $V_{DD} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$.

AD5200/AD5201-SPECIFICATIONS

Parameter	Symbol	Conditions	Min	\mathbf{Typ}^1	Max	Unit
INTERFACE TIMING CHARACT	ERISTICS (App	plies to All Parts [Notes 2, 3])				
Input Clock Pulsewidth	t_{CH}, t_{CL}	Clock Level High or Low	20			ns
Data Setup Time	t_{DS}		5			ns
Data Hold Time	t _{DH}		5			ns
CS Setup Time	t _{CSS}		15			ns
CS High Pulsewidth	t _{CSW}		40			ns
CLK Fall to \overline{CS} Fall Hold Time	t _{CSH0}		0			ns
CLK Fall to $\overline{\text{CS}}$ Rise Hold Time	t _{CSH1}		0			ns
CS Rise to Clock Rise Setup	t _{CS1}		10			ns

NOTES

Specifications subject to change without notice.




Figure 1a. AD5200 Timing Diagram




Figure 1b. AD5201 Timing Diagram




Figure 1c. Detail Timing Diagram

-4- REV. B

 $^{^{1}}$ Typicals represent average readings at 25°C and V_{DD} = 5 V, V_{SS} = 0 V.

²Guaranteed by design and not subject to production test.

 $^{^3}$ See timing diagram for location of measured values. All input control voltages are specified with $t_R = t_F = 2$ ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using $V_{LOGIC} = 5$ V.

ABSOLUTE MAXIMUM RATINGS1

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted})$

V_{DD} to V_{SS}
V_{DD} to GND0.3, +7 V
V_{SS} to GND
V_A , V_B , V_W to GND V_{SS} , V_{DD}
I_{MAX}
Digital Inputs and Output Voltage to GND 0 V, 7 V
Operating Temperature Range40°C to +85°C
Maximum Junction Temperature (T _J Max) 150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C
Thermal Resistance θ_{IA} , $\mu SOIC-10$ 200°C/W
Package Power Dissipation = $(T_J Max - T_A)/\theta_{JA}$

NOTES


¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Max current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance. Please refer to TPC 31 and TPC 32 for detail.

PIN FUNCTION DESCRIPTIONS

Pin	Name	Description
1	В	B Terminal.
2	V _{SS}	Negative Power Supply, specified for operation from 0 V to –2.7 V.
3	GND	Ground.
4	CS	Chip Select Input, Active Low. When $\overline{\text{CS}}$ returns high, data will be loaded into the DAC register.
5	SDI	Serial Data Input.
6	CLK	Serial Clock Input, positive edge triggered.
7	SHDN	Active Low Input. Terminal A open circuit. Shutdown controls Variable Resistors of RDAC to temporary infinite.
8	V_{DD}	Positive Power Supply (Sum of V_{DD} + V_{SS} \leq 5.5 V).
9	W	Wiper Terminal.
10	A	A Terminal.

PIN CONFIGURATION



ORDERING GUIDE

Model	RES	kΩ	Temperature Range	Package Description	Package Option	Full Reel Qty.	Branding Information
AD5200BRM10-REEL7	256	10	-40°C/+85°C	μSOIC-10	RM-10	5000	DLA
AD5200BRM50-REEL7	256	50	-40°C/+85°C	μSOIC-10	RM-10	5000	DLB
AD5201BRM10-REEL7	33	10	-40°C/+85°C	μSOIC-10	RM-10	5000	DMA
AD5201BRM50-REEL7	33	50	–40°C/+85°C	μSOIC-10	RM-10	5000	DMB


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5200/AD5201 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. B –5–


AD5200/AD5201—Typical Performance Characteristics




TPC 1. AD5200 10 $k\Omega$ RDNL vs. Code




TPC 2. AD5201 10 kΩ RDNL vs. Code




TPC 3. AD5200 10 $k\Omega$ RINL vs. Code



TPC 4. AD5201 10 k Ω RINL vs. Code




TPC 5. AD5200 10 k Ω DNL vs. Code




TPC 6. AD5201 10 k Ω DNL vs. Code


–6– REV. B




TPC 7. AD5200 10 $k\Omega$ INL vs. Code




TPC 8. AD5201 10 $k\Omega$ INL vs. Code




TPC 9. Supply Current vs. Logic Input Voltage



TPC 10. Supply Current vs. Temperature




TPC 11. Shutdown Current vs. Temperature




TPC 12. Wiper ON Resistance vs. V SUPPLY


REV. B -7-




TPC 13. AD5200 10 $k\Omega$ Supply Current vs. Clock Frequency




TPC 14. AD5200 10 $k\Omega$ Supply Current vs. Clock Frequency




TPC 15. Power Supply Rejection Ratio vs. Frequency



TPC 16. AD5200 10 $k\Omega$ Gain vs. Frequency vs. Code




TPC 17. AD5200 50 k Ω Gain vs. Frequency vs. Code




TPC 18. AD5201 10 $k\Omega$ Gain vs. Frequency vs. Code


-8- REV. B




TPC 19. AD5201 50 k Ω Gain vs. Frequency vs. Code




TPC 20. AD5200 -3 dB Bandwidth




TPC 21. AD5201 -3 dB Bandwidth



TPC 22. Normalized Gain Flatness vs. Frequency




TPC 23. AD5201 Normalized Gain Flatness vs. Frequency




TPC 24. One Position Step Change at Half Scale


REV. B –9–




TPC 25. Large Signal Settling Time




TPC 26. Digital Feedthrough vs. Time




TPC 27. AD5200 $\Delta V_{WB}/\Delta T$ Potentiometer Mode Temperature Coefficient



TPC 28. AD5200 $\Delta R_{WB}/\Delta T$ Rheostat Mode Temperature Coefficient




TPC 29. AD5201 Potentiometer Mode Temperature Coefficient




TPC 30. AD5201 $\Delta V_{WB}/\Delta T$ Potentiometer Mode Tempco

–10– REV. B



TPC 31. AD5200 I_{MAX} vs. Code



TPC 32. AD5201 I_{MAX} vs. Code

OPERATION

The AD5200/AD5201 provide 255 and 33 positions digitally-controlled variable resistor (VR) devices. Changing the programmed VR settings is accomplished by clocking in an 8-bit serial data word for AD5200, and a 6-bit serial data word for AD5201, into the SDI (Serial Data Input) pins. Table I provides the serial register data word format. The AD5200/AD5201 are preset to a midscale internally during power-on condition. In addition, the AD5200/AD5201 contain power shutdown SHDN pins that place the RDAC in a zero power consumption state where the immediate switches next to Terminals A and B are open-circuited. Meanwhile, the wiper W is connected to B terminal, resulting in only leakage current consumption in the VR structure. During shutdown, the VR latch contents are maintained when the RDAC is inactive. When the part is returned from shutdown, the stored VR setting will be applied to the RDAC.

Table I. AD5200 Serial-Data Word Format

B 7	В6	В5	B 4	В3	B 2	B1	В0
D 7	D6	D5	D4	D 3	D2	D1	D0
MSB							LSB
27							20

Table II. AD5201 Serial-Data Word Format

B5*	B 4	В3	B2	B1	В0
D5*	D 4	D 3	D2	D1	D0
MSB					LSB
25					20

^{*}Six data bits are needed for 33 positions.

PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between Terminals A and B are available with values of 10 k Ω and 50 k Ω . The final two digits of the part number determine the nominal resistance value, e.g., $10 \text{ k}\Omega = 10$ and $50 \text{ k}\Omega = 50$. The nominal resistance (R_{AB}) of AD5200 has 256 contact points accessed by the wiper terminal. The 8-bit data word in the RDAC latch of AD5200 is decoded to select one of the 256 possible settings. In both parts, the wiper's first connection starts at the B terminal for data 00_H. This B-terminal connection has a wiper contact resistance of 50 Ω as long as valid V_{DD}/V_{SS} is applied, regardless of the nominal resistance. For a 10 k Ω part, the second connection of AD5200 is the first tap point with 89 Ω [R_{WB} = R_{AB}/255 + R_W = 39 Ω + 50 Ω] for data 01_H. The third connection is the next tap point representing $78 + 50 = 128 \Omega$ for data $02_{\rm H}$. Due to its unique internal structure, AD5201 has 5-bit + 1 resolution, but needs a 6-bit data word to achieve the full 33 steps resolution. The 6-bit data word in the RDAC latch is decoded to select one of the 33 possible settings. Data 34 to 63 will automatically be equal to Position 33. The wiper 00_H connection of AD5201 gives 50 Ω . Similarly, for a 10 k Ω part, the first tap point of AD5201 yields 363 Ω for data 01_H , 675 Ω for data 02_H . For both AD5200 and AD5201, each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached. Figures 2a and 2b show the simplified diagrams of the equivalent RDAC circuits.

REV. B –11–




Figure 2a. AD5200 Equivalent RDAC Circuit. 255 positions can be achieved up to Switch SW $_{2}^{N}_{-1}$.




Figure 2b. AD5201 Equivalent RDAC Circuit. Unlike AD5200, 33 positions can be achieved all the way to Switch SW $_2^N$.

The general equation determining the digitally programmed output resistance between W and B is:

$$R_{WB}(D) = \frac{D}{255}R_{AB} + 50 \Omega$$
 for AD5200 (1)

$$R_{WB}(D) = \frac{D}{32}R_{AB} + 50 \Omega$$
 for AD5201 (2)

where:

D is the decimal equivalent of the data contained in RDAC latch.

 R_{AB} is the nominal end-to-end resistance.

 R_W is the wiper resistance contributed by the on-resistance of the internal switch.

Note D in AD5200 is between 0 to 255 for 256 positions. On the other hand, D in AD5201 is between 0 to 32 so that 33 positions can be achieved due to the slight internal structure difference, Figure 2b.

Again if R_{AB} = 10 k Ω and A terminal can be opened or tied to W, the following output resistance between W to B will be set for the following RDAC latch codes:

AD5200 Wiper-to-B Resistance

D (DEC)	R_{WB} (Ω)	Output State
255	10050	Full-Scale (R _{AB} + R _W)
128	5070	Midscale
1	89	1 LSB
0	50	Zero-Scale (Wiper Contact Resistance)

AD5201 Wiper-to-B Resistance

D (DEC)	$R_{WB} \ (\Omega)$	Output State
32	10050	Full-Scale (R _{AB} + R _W)
16	5050	Midscale
1	363	1 LSB
0	50	Zero-Scale (Wiper Contact Resistance)

Note that in the zero-scale condition a finite wiper resistance of 50 Ω is present. Care should be taken to limit the current flow between W and B in this state to no more than ± 20 mA to avoid degradation or possible destruction of the internal switch contact.

Like the mechanical potentiometer the RDAC replaces, it is totally symmetrical. The resistance between the wiper W and Terminal A also produces a digitally controlled resistance R_{WA} . When these terminals are used, the B terminal should be tied to the wiper. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general equation for this operation is:

$$R_{WA}(D) = \frac{(255 - D)}{255} R_{AB} + 50 \Omega$$
 for AD5200 (3)

$$R_{WA}(D) = \frac{(32 - D)}{32} R_{AB} + 50 \Omega$$
 for AD5201 (4)

Similarly, *D* in AD5200 is between 0 to 255, whereas D in AD5201 is between 0 to 32.

For $R_{AB} = 10 \text{ k}\Omega$ and B terminal is opened or tied to the wiper W, the following output resistance between W and A will be set for the following RDAC latch codes:

-12- REV. B

AD5200 Wiper-to-A Resistance

D (DEC)	$egin{array}{c} \mathbf{R}_{\mathrm{WA}} \ (\Omega) \end{array}$	Output State
255	50	Full-Scale (R _W)
128	5030	Midscale
1	10011	1 LSB
0	10050	Zero-Scale $(R_{AB} + R_{W})$

AD5201 Wiper-to-A Resistance

D (DEC)	$egin{array}{c} \mathbf{R}_{\mathrm{WA}} \ (\Omega) \end{array}$	Output State
32	50	Full-Scale (R _W)
16	5050	Midscale
1	9738	1 LSB
0	10050	Zero-Scale $(R_{AB} + R_{W})$

The tolerance of the nominal resistance can be $\pm 30\%$ due to process lot dependance. If users apply the RDAC in rheostat (variable resistance) mode, they should be aware of such specification of tolerance. The change in R_{AB} with temperature has a 500 ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates output voltages at wiper-to-B and wiper-to-A to be proportional to the input voltage at A to B.

Unlike the polarity of $V_{DD} - V_{SS}$, which must be positive, voltage across A–B, W–A, and W–B can be at either polarity.

If ignoring the effects of the wiper resistance for an approximation, connecting A terminal to 5 V and B terminal to ground produces an output voltage at the wiper which can be any value starting at almost zero to almost full scale with the minor deviation contributed by the wiper resistance. Each LSB of voltage is equal to the voltage applied across Terminal AB divided by the 2^N -1 and 2^N position resolution of the potentiometer divider for AD5200 and AD5201 respectively. The general equation defining the output voltage with respect to ground for any valid input voltage applied to Terminals A and B is:

$$V_W(D) = \frac{D}{255} V_{AB} + V_B$$
 for AD5200 (5)

$$V_W(D) = \frac{D}{32} V_{AB} + V_B$$
 for AD5201 (6)

where D in AD5200 is between 0 to 255 and D in AD5201 is between 0 to 32.

For more accurate calculation, including the effects of wiper resistance, $V_{\rm W}$ can be found as:

$$V_{W}\left(D\right) = \frac{R_{WB}\left(D\right)}{R_{AB}} V_{A} + \frac{R_{WA}\left(D\right)}{R_{AB}} V_{B} \tag{7}$$

where $R_{WB}(D)$ and $R_{WA}(D)$ can be obtained from Equations 1 to 4.

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Here the output voltage is dependent on the ratio of the internal resistors and not the absolute values; therefore, the drift reduces to 15 ppm/°C.

DIGITAL INTERFACING

The AD5200/AD5201 contain a standard three-wire serial input control interface. The three inputs are clock (CLK), \overline{CS} , and serial data input (SDI). The positive-edge-sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation, they should be debounced by a flip-flop or other suitable means. Figure 3 shows more detail of the internal digital circuitry. When \overline{CS} is low, the clock loads data into the serial register on each positive clock edge (see Table III).




Figure 3. Block Diagram

Table III. Input Logic Control Truth Table

CLK	CS	SHDN	Register Activity
L	L	Н	No SR effect.
P	L	Н	Shift one bit in from the SDI pin.
X	P	Н	Load SR data into RDAC latch.
X	Н	Н	No operation.
X	Н	L	Open circuit on A terminal and short circuit between W to B terminals.

NOTE

P = positive edge, X = don't care, SR = shift register.

All digital inputs are protected with a series input resistor and parallel Zener ESD structure shown in Figure 4. Applies to digital input pins CS, SDI, SHDN, CLK.



Figure 4. ESD Protection of Digital Pins



Figure 5. ESD Protection of Resistor Terminals

REV. B –13–

TEST CIRCUITS

Figures 6 to 14 define the test conditions used in the product specification table.




Figure 6. Potentiometer Divider Nonlinearity Error Test Circuit (INL, DNL)




Figure 7. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 8. Wiper Resistance Test Circuit




Figure 9. Power Supply Sensitivity Test Circuit (PSS, PSRR)




Figure 10. Inverting Gain Test Circuit




Figure 11. Noninverting Gain Test Circuit




Figure 12. Gain vs. Frequency Test Circuit




Figure 13. Incremental ON Resistance Test Circuit




Figure 14. Common-Mode Leakage Current Test Circuit

-14- REV. B

DIGITAL POTENTIOMETER SELECTION GUIDE

Part Number	Number of VRs per Package	Terminal Voltage Range	Interface Data Control	Nominal Resistance (kΩ)	Resolution (Number Of Wiper Positions)	Power Supply Current (I _{DD})	Packages	Comments
AD5201	1	±3 V, +5.5 V	3-Wire	10, 50	33	60 μΑ	μSOIC-10	Full AC Specs, Dual Supply, Pwr-On-Reset, Low Cost
AD5220	1	5.5 V	Up/Down	10, 50, 100	128	40 μΑ	PDIP, SO-8, μSOIC-8	No Rollover, Pwr-On-Reset
AD7376	1	±15 V, +28 V	3-Wire	10, 50, 100, 1000	128	100 μΑ	PDIP-14, SOL-16, TSSOP-14	Single 28 V or Dual ±15 V Supply Operation
AD5200	1	±3 V, +5.5 V	3-Wire	10, 50	256	60 μΑ	μSOIC-10	Full AC Specs, Dual Supply, Pwr-On-Reset
AD8400	1	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	SO-8	Full AC specs
AD5241*	1	±3 V, +5.5 V	2-Wire	10, 100, 1000	256	5 μΑ	SO-14, TSSOP-14	I ² C-Compatible, TC < 50 ppm/°C
AD5231*	1	±3 V, +5.5 V	3-Wire	10, 50, 100	1024	10 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5222	2	±3 V, +5.5 V	Up/Down	10, 50, 100, 1000	128	80 μΑ	SO-14, TSSOP-14	No Rollover, Stereo, Pwr-On- Reset, TC < 50 ppm/°C
AD8402	2	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	PDIP, SO-14, TSSOP-14	Full AC Specs, nA Shutdown Current
AD5232*	2	±3 V, +5.5 V	3-Wire	10, 50, 100	256	10 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5242*	2	±3 V, +5.5 V	2-Wire	10, 100, 1000	256	5 μΑ	SO-16, TSSOP-16	I ² C-Compatible, TC < 50 ppm/°C
AD5262*	2	±5 V, +12 V	3-Wire	10, 50, 100	256	60 μΑ	TSSOP-16	Medium Voltage Operation, TC < 50 ppm/°C
AD5203	4	5.5 V	3-Wire	10, 100	64	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC specs, nA Shutdown Current
AD5233*	4	±3 V, +5.5 V	3-Wire	10, 50, 100	64	10 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5204	4	±3 V, +5.5 V	3-Wire	10, 50, 100	256	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, Dual Supply, Pwr-On-Reset
AD8403	4	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, nA Shutdown Current
AD5206	6	±3 V, +5.5 V	3-Wire	10, 50, 100	256	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, Dual Supply, Pwr-On-Reset


^{*}Future product, consult factory for latest status.

REV. B -15-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

10-Lead μSOIC (RM-10)



Revision History

Location	Page
Data Sheet changed from REV. A to REV. B.	
Edits to ORDERING GUIDE	5
02/01—Data Sheet changed from REV. O to REV. A.	
Edits to ORDERING GUIDE	5
Edits to ABSOLUTE MAXIMUM RATINGS	5
TPCs 31 and 32 added	11