

# 16-Bit, 1 LSB INL, 1 MSPS Differential ADC

AD7677\*

**FEATURES** 

Throughput: 1 MSPS

INL:  $\pm 1$  LSB Max ( $\pm 0.0015\%$  of Full Scale) 16 Bits Resolution with No Missing Codes

S/(N+D): 94 dB Typ @ 45 kHz THD: -110 dB Typ @ 45 kHz Differential Input Range: ±2.5 V Both AC and DC Specifications

**No Pipeline Delay** 

Parallel (8 Bits/16 Bits) and Serial 5 V/3 V Interface

Single 5 V Supply Operation

115 mW Typical Power Dissipation, 15  $\mu W \ @ \ 100 \ SPS$ 

Power-Down Mode: 7  $\mu$ W Max

Packages: 48-Lead Quad Flatpack (LQFP) 48-Lead Frame Chip Scale (LFCSP)

Pin-to-Pin Compatible Upgrade of the AD7664/AD7675/ AD7676

**APPLICATIONS** 

CT Scanners
Data Acquisition
Instrumentation
Spectrum Analysis
Medical Instruments
Battery-Powered Systems
Process Control

#### **GENERAL DESCRIPTION**


The AD7677 is a 16-bit, 1 MSPS, charge redistribution SAR, fully differential, analog-to-digital converter that operates from a single 5 V power supply. The part contains a high speed 16-bit sampling ADC, an internal conversion clock, error correction circuits, and both serial and parallel system interface ports.

The AD7677 is hardware factory calibrated and comprehensively tested to ensure such ac parameters as signal-to-noise ratio (SNR) and total harmonic distortion (THD), in addition to the more traditional dc parameters of gain, offset, and linearity.

It features a very high sampling rate mode (Warp); a fast mode (Normal) for asynchronous conversion rate applications; and, for low power applications, a reduced power mode (Impulse) where the power is scaled with the throughput.

The AD7677 is available in a 48-lead LQFP or a tiny 48-lead LFCSP with operation specified from -40°C to +85°C.

#### FUNCTIONAL BLOCK DIAGRAM



#### **PulSAR Selection**

| Type/kSPS              | 100-250 | 500-570          | 1000   |
|------------------------|---------|------------------|--------|
| Pseudo<br>Differential | AD7660  | AD7650<br>AD7664 |        |
| True Bipolar           | AD7663  | AD7665           | AD7671 |
| True Differential      | AD7675  | AD7676           | AD7677 |

#### PRODUCT HIGHLIGHTS

1. Excellent INL

The AD7677 has a maximum integral nonlinearity of 1 LSB with a no missing 16-bit code.

2. Superior AC Performances

The AD7677 has a minimum dynamic of 92 dB, 94 dB typical.

Fast Throughput

The AD7677 is a 1 MSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry.

4. Single-Supply Operation

The AD7677 operates from a single 5 V supply and typically dissipates only 115 mW. Its power dissipation decreases with the throughput. It consumes 7  $\mu$ W maximum when in power-down.

5. Serial or Parallel Interface

Versatile parallel (8 bits or 16 bits) or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic.

\*Patent pending

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $\label{eq:added} \textbf{AD7677--SPECIFICATIONS} \ (-40^{\circ}\text{C to } +85^{\circ}\text{C}, \ \text{AVDD} = \text{DVDD} = 5 \ \text{V}, \ \text{OVDD} = 2.7 \ \text{V to } 5.25 \ \text{V}, \ \text{unless otherwise stated.})$

| Parameter  | Conditions   | Min  | Тур  | Max  | Unit   |
|--|--|--|--|--|--|
| RESOLUTION   |  | 16   |  |  | Bits   |
| ANALOG INPUT Voltage Range Operating Input Voltage Analog Input CMRR Input Current Input Impedance   | $V_{\rm IN+} - V_{\rm IN-}$<br>$V_{\rm IN+}, V_{\rm IN-}$ to AGND<br>$f_{\rm IN} = 10$ kHz<br>1 MSPS Throughput  | -V <sub>REF</sub><br>-0.1                                | 85<br>11<br>g Input Sectior                                      | +V <sub>REF</sub><br>+3                            | V<br>V<br>dB<br>μA   |
| THROUGHPUT SPEED Complete Cycle Throughput Rate Time Between Conversions Complete Cycle Throughput Rate Complete Cycle Throughput Rate Complete Cycle Throughput Rate  | In Warp Mode In Warp Mode In Warp Mode In Normal Mode In Normal Mode In Normal Mode In Impulse Mode In Impulse Mode  | 0.001  |  | 1<br>1<br>1<br>1.25<br>800<br>1.5<br>666           | μs<br>MSPS<br>ms<br>μs<br>kSPS<br>μs<br>kSPS   |
| DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise +Full-Scale Error³ -Full Scale Error³ Zero Error³ +Full-Scale Error³ -Full Scale Error³ Pull Scale Error³ Power Supply Sensitivity | In Warp Mode In Warp Mode In Warp Mode In Impulse or Normal Mode AVDD = 5 V ± 5%   | -1<br>-1<br>16<br>-25<br>-20<br>-15<br>-40<br>-20<br>-23 | 0.35<br>±1.4   | +1<br>+1<br>+25<br>+20<br>+15<br>+40<br>+20<br>+23 | LSB <sup>1, 2</sup> LSB <sup>2</sup> Bits LSB LSB LSB LSB LSB LSB LSB LSB                      |
| AC ACCURACY Signal-to-Noise Spurious Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion)  -3 dB Input Bandwidth  | $\begin{split} f_{\rm IN} &= 20 \text{ kHz} \\ f_{\rm IN} &= 45 \text{ kHz} \\ f_{\rm IN} &= 45 \text{ kHz} \\ f_{\rm IN} &= 20 \text{ kHz} \\ f_{\rm IN} &= 45 \text{ kHz} \\ f_{\rm IN} &= 20 \text{ kHz} \\ f_{\rm IN} &= 45 \text{ kHz} \\ f_{\rm IN} &= 20 \text{ kHz} \\ f_{\rm IN} &= 45 \text{ kHz} \\ f_{\rm IN} &= 45 \text{ kHz}, -60 \text{ dB Input} \end{split}$ | 92<br>104.5<br>92  | 94<br>94<br>110<br>110<br>-110<br>-110<br>94<br>94<br>34<br>15.8 | -103.5   | dB <sup>2, 4</sup> dB dB <sup>2</sup> dB dB <sup>2</sup> dB dB <sup>2</sup> dB dB <sup>2</sup> |
| SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response  | Full-Scale Step  |  | 2 5  | 250  | ns<br>ps rms<br>ns   |
| REFERENCE<br>External Reference Voltage Range<br>External Reference Current Drain  | 1 MSPS Throughput  | 2.3  | 2.5<br>37  | AVDD - 1.85  | V<br>μA  |
| $\begin{array}{c} \overline{DIGITAL\ INPUTS} \\ Logic\ Levels \\ V_{IL} \\ V_{IH} \\ I_{IL} \\ I_{IH} \end{array}$   |  | -0.3<br>2.0<br>-1<br>-1                                  |  | +0.8<br>DVDD + 0.3<br>+1<br>+1                     | V<br>V<br>μΑ<br>μΑ   |
| DIGITAL OUTPUTS Data Format Pipeline Delay  V <sub>OL</sub> V <sub>OH</sub>  | $I_{SINK}$ = 1.6 mA<br>$I_{SOURCE}$ = -100 $\mu$ A   | Results A  | r Serial 16-Bit C<br>vailable Immed<br>d Conversion<br>0.6       |  | V  |

-2- REV. A

| Parameter                       | Conditions                       | Min  | Тур  | Max        | Unit |
|---------------------------------|----------------------------------|------|------|------------|------|
| POWER SUPPLIES                  |                                  |      |      |            |      |
| Specified Performance           |                                  |      |      |            |      |
| AVDD                            |                                  | 4.75 | 5    | 5.25       | V    |
| DVDD                            |                                  | 4.75 | 5    | 5.25       | V    |
| OVDD                            |                                  | 2.7  |      | $5.25^{5}$ | V    |
| Operating Current <sup>2</sup>  | 1 MSPS Throughput                |      |      |            |      |
| AVDD                            |                                  |      | 16.7 |            | mA   |
| $\mathrm{DVDD}^6$               |                                  |      | 6.4  |            | mA   |
| $\mathrm{OVDD}^6$               |                                  |      | 69   |            | μA   |
| Power Dissipation <sup>6</sup>  | 666 kSPS Throughput <sup>7</sup> |      | 87   | 98         | mW   |
|                                 | 100 SPS Throughput <sup>7</sup>  |      | 15   |            | μW   |
|                                 | 1 MSPS Throughput <sup>2</sup>   |      | 115  | 130        | mW   |
| In Power-Down Mode <sup>8</sup> |                                  |      |      | 7          | μW   |
| TEMPERATURE RANGE <sup>9</sup>  |                                  |      |      |            |      |
| Specified Performance           | $T_{ m MIN}$ to $T_{ m MAX}$     | -40  |      | +85        | °C   |

#### NOTES

Specifications subject to change without notice.

 $<sup>^{1}</sup>LSB$  means Least Significant Bit. With the  $\pm 2.5$  V input range, one LSB is 76.3  $\mu V.$ 

<sup>&</sup>lt;sup>2</sup>In Warp Mode.

 $<sup>^{3}</sup>$ Tested with  $V_{REF} = 2.5$  V. See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

<sup>&</sup>lt;sup>4</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full scale unless otherwise specified.

 $<sup>^{5}</sup>$ The max should be the minimum of 5.25 V and DVDD + 0.3 V.

<sup>&</sup>lt;sup>6</sup>Tested in Parallel Reading Mode.

<sup>&</sup>lt;sup>7</sup>In Impulse Mode.

<sup>&</sup>lt;sup>8</sup>With OVDD below DVDD + 0.3 V and all digital inputs forced to DVDD or DGND, respectively.

<sup>&</sup>lt;sup>9</sup>Contact factory for extended temperature range.

AD7677
TIMING SPECIFICATIONS (-40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise stated.)

|   | Symbol          | Min        | Тур         | Max         | Unit     |
|---|-----------------|------------|-------------|-------------|----------|
| Refer to Figures 11 and 12  |                 |            |             |             |          |
| Convert Pulsewidth  | $t_1$           | 5          |             |             | ns       |
| Time Between Conversions  | t <sub>2</sub>  | 1/1.25/1.5 |             | Note 1      | μs       |
| (Warp Mode/Normal Mode/Impulse Mode)                                    | -2              | 1,1,23,113 |             | 11000 1     |          |
| CNVST LOW to BUSY HIGH Delay  | t-              |            |             | 30          | ns       |
| BUSY HIGH All Modes Except in   | t <sub>3</sub>  |            |             | 0.75/1/1.25 |          |
| Master Serial Read after Convert Mode                                   | $t_4$           |            |             | 0.13/1/1.23 | μs       |
|   |                 |            |             |             |          |
| (Warp Mode/Normal Mode/Impulse Mode)                                    |                 |            | 0           |             |          |
| Aperture Delay  | t <sub>5</sub>  | 10         | 2           |             | ns       |
| End of Conversion to BUSY LOW Delay                                     | t <sub>6</sub>  | 10         |             |             | ns       |
| Conversion Time   | t <sub>7</sub>  |            |             | 0.75/1/1.25 | μs       |
| (Warp Mode/Normal Mode/Impulse Mode)                                    |                 |            |             |             |          |
| Acquisition Time  | t <sub>8</sub>  | 250        |             |             | ns       |
| RESET Pulsewidth  | t <sub>9</sub>  | 10         |             |             | ns       |
| Refer to Figures 13, 14, and 15 (Parallel Interface Modes)              |                 |            |             |             |          |
| CNVST LOW to DATA Valid Delay   | <b>+</b>        |            |             | 0.75/1/1.25 | He       |
| (Warp Mode/Normal Mode/Impulse Mode)                                    | t <sub>10</sub> |            |             | 0.13/1/1.23 | μs       |
|   |                 | 45         |             |             |          |
| DATA Valid to BUSY LOW Delay  | t <sub>11</sub> | 45         |             | 40          | ns       |
| Bus Access Request to DATA Valid  | t <sub>12</sub> | _          |             | 40          | ns       |
| Bus Relinquish Time   | t <sub>13</sub> | 5          |             | 15          | ns       |
| Refer to Figures 17 and 18 (Master Serial Interface Modes) <sup>2</sup> |                 |            |             |             |          |
| CS LOW to SYNC Valid Delay  | t <sub>14</sub> |            |             | 10          | ns       |
| CS LOW to Internal SCLK Valid Delay                                     | t <sub>15</sub> |            |             | 10          | ns       |
| CS LOW to SDOUT Delay   | t <sub>16</sub> |            |             | 10          | ns       |
| CNVST LOW to SYNC Delay (Read During Convert)                           | t <sub>17</sub> |            | 25/275/525  | 10          | ns       |
| (Warp Mode/Normal Mode/Impulse Mode)                                    | 17              |            | 25/215/525  |             | 113      |
| SYNC Asserted to SCLK First Edge Delay <sup>3</sup>                     | <sub>+</sub>    | 3          |             |             | 200      |
| Internal SCLK Period <sup>3</sup>                                       | t <sub>18</sub> | 25         |             | 40          | ns       |
|   | t <sub>19</sub> |            |             | 40          | ns       |
| Internal SCLK HIGH <sup>3</sup>   | t <sub>20</sub> | 12         |             |             | ns       |
| Internal SCLK LOW <sup>3</sup>  | t <sub>21</sub> | 7          |             |             | ns       |
| SDOUT Valid Setup Time <sup>3</sup>                                     | t <sub>22</sub> | 4          |             |             | ns       |
| SDOUT Valid Hold Time <sup>3</sup>                                      | t <sub>23</sub> | 2          |             |             | ns       |
| SCLK Last Edge to SYNC Delay <sup>3</sup>                               | t <sub>24</sub> | 3          |             |             |          |
| CS HIGH to SYNC HI-Z  | t <sub>25</sub> |            |             | 10          | ns       |
| CS HIGH to Internal SCLK HI-Z   | t <sub>26</sub> |            |             | 10          | ns       |
| CS HIGH to SDOUT HI-Z   | t <sub>27</sub> |            |             | 10          | ns       |
| BUSY HIGH in Master Serial Read After Convert <sup>3</sup>              | t <sub>28</sub> |            | See Table I |             |          |
| CNVST LOW to SYNC Asserted Delay  | t <sub>29</sub> |            | 0.75/1/1.25 |             | μs       |
| (Warp Mode/Normal Mode/Impulse Mode)                                    | -29             |            |             |             | ""       |
| SYNC Deasserted to BUSY LOW Delay                                       | t <sub>30</sub> |            | 25          |             | ns       |
| ·   | -50             |            |             |             | +        |
| Refer to Figures 19 and 20 (Slave Serial Interface Modes)               |                 | _          |             |             |          |
| External SCLK Setup Time  | t <sub>31</sub> | 5          |             |             | ns       |
| External SCLK Active Edge to SDOUT Delay                                | t <sub>32</sub> | 3          |             | 18          | ns       |
| SDIN Setup Time   | t <sub>33</sub> | 5          |             |             | ns       |
| SDIN Hold Time  | t <sub>34</sub> | 5          |             |             | ns       |
| External SCLK Period  | t <sub>35</sub> | 25         |             |             | ns       |
| External SCLK HIGH  | t <sub>36</sub> | 10         |             |             | ns       |
| External SCLK LOW   | t <sub>37</sub> | 10         |             |             | ns       |
| NOTES   | -51             | -          |             |             | <u> </u> |

#### NOTES

-4- REV. A

<sup>&</sup>lt;sup>1</sup>In Warp Mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.

<sup>&</sup>lt;sup>2</sup>In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C<sub>L</sub> of 10 pF; otherwise, the load is 60 pF maximum.

<sup>&</sup>lt;sup>3</sup>In serial master read during convert mode. See Table I for serial master read after convert mode.

Specifications subject to change without notice.


Table I. Serial Clock Timings in Master Read after Convert

| DIVSCLK[1]                            |                 | 0    | 0    | 1    | 1    |      |
|---------------------------------------|-----------------|------|------|------|------|------|
| DIVSCLK[0]                            |                 | 0    | 1    | 0    | 1    | Unit |
| SYNC to SCLK First Edge Delay Minimum | t <sub>18</sub> | 3    | 17   | 17   | 17   | ns   |
| Internal SCLK Period Minimum          | t <sub>19</sub> | 25   | 50   | 100  | 200  | ns   |
| Internal SCLK Period Maximum          | t <sub>19</sub> | 40   | 70   | 140  | 280  | ns   |
| Internal SCLK HIGH Minimum            | t <sub>20</sub> | 12   | 22   | 50   | 100  | ns   |
| Internal SCLK LOW Minimum             | t <sub>21</sub> | 7    | 21   | 49   | 99   | ns   |
| SDOUT Valid Setup Time Minimum        | t <sub>22</sub> | 4    | 18   | 18   | 18   | ns   |
| SDOUT Valid Hold Time Minimum         | t <sub>23</sub> | 2    | 4    | 30   | 89   | ns   |
| SCLK Last Edge to SYNC Delay Minimum  | t <sub>24</sub> | 3    | 60   | 140  | 300  | ns   |
| Busy High Width Maximum (Warp)        | t <sub>24</sub> | 1.5  | 2    | 3    | 5.25 | μs   |
| Busy High Width Maximum (Normal)      | t <sub>24</sub> | 1.75 | 2.25 | 3.25 | 5.55 | μs   |
| Busy High Width Maximum (Impulse)     | t <sub>24</sub> | 2    | 2.5  | 3.5  | 5.75 | μs   |

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

**Analog Inputs** IN+<sup>2</sup>, IN-<sup>2</sup>, REF, REFGND ..... ..... AVDD + 0.3 V to AGND – 0.3 V Ground Voltage Differences AGND, DGND, OGND . . . . . . . . . . . . . . . . . ±0.3 V Supply Voltages AVDD, DVDD, OVDD . . . . . . . . . -0.3 V to +7 V AVDD to DVDD, AVDD to OVDD  $\dots \pm 7 \text{ V}$ DVDD to OVDD . . . . . . . . . . . . . . . . . -0.3 V to +7 V Digital Inputs .....-0.3 V to DVDD + 0.3 V Internal Power Dissipation<sup>3</sup> ...... 700 mW Internal Power Dissipation<sup>4</sup> . . . . . . . . . . . . . . . 2.5 W Junction Temperature ......150°C Storage Temperature Range .....-65°C to +150°C Lead Temperature Range NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK Outputs,  $C_L = 10 \text{ pF}$ 




Figure 2. Voltage Reference Levels for Timings

#### **ORDERING GUIDE**

| Model                          | Temperature Range | Package Description  | Package Option |
|--------------------------------|-------------------|----------------------|----------------|
| AD7677AST                      | −40°C to +85°C    | Quad Flatpack (LQFP) | ST-48          |
| AD7677ASTRL                    | −40°C to +85°C    | Quad Flatpack (LQFP) | ST-48          |
| AD7677ACP                      | −40°C to +85°C    | Chip Scale (LFCSP)   | CP-48          |
| AD7677ACPRL                    | −40°C to +85°C    | Chip Scale (LFCSP)   | CP-48          |
| EVAL-AD7677CB <sup>1</sup>     |                   | Evaluation Board     |                |
| EVAL-CONTROL BRD2 <sup>2</sup> |                   | Controller Board     |                |

#### NOTES

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7677 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -5-

<sup>&</sup>lt;sup>2</sup>See Analog Input section.

<sup>&</sup>lt;sup>3</sup>Specification is for device in free air: 48-Lead LQFP:  $\theta_{IA} = 91^{\circ}\text{C/W}$ ,  $\theta_{IC} = 30^{\circ}\text{C/W}$ .

<sup>&</sup>lt;sup>4</sup>Specification is for device in free air: LFCSP:  $\theta_{JA} = 26^{\circ}$ C/W

<sup>&</sup>lt;sup>1</sup>This board can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes.

<sup>&</sup>lt;sup>2</sup>This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

#### PIN FUNCTION DESCRIPTIONS

| Pin<br>No. | Mnemonic               | Type | Description   |
|------------|------------------------|------|---|
| 1          | AGND                   | P    | Analog Power Ground Pin   |
| 2          | AVDD                   | P    | Analog Power Pin. Nominally 5 V.  |
| 3,         | NC                     |      | No Connect  |
| 40–42,     |                        |      |   |
| 44–48      |                        |      |   |
| 4          | BYTESWAP               | DI   | Parallel Mode Selection (8-bit/16-bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].  |
| 5          | OB/ <del>2C</del>      | DI   | Straight Binary/Binary Two's Complement. When $OB/\overline{2C}$ is HIGH, the digital output is straight binary; when LOW, the MSB is inverted resulting in a two's complement output from its internal shift register.   |
| 6          | WARP                   | DI   | Mode Selection. When HIGH and IMPULSE LOW, this input selects the fastest mode, the maximum throughput is achievable, and a minimum conversion rate must be applied in order to guarantee full specified accuracy. When LOW, full accuracy is maintained independent of the minimum conversion rate.  |
| 7          | IMPULSE                | DI   | Mode Selection. When HIGH and WARP LOW, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate.  |
| 8          | SER/PAR                | DI   | Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port.   |
| 9, 10      | DATA[0:1]              | DO   | Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance.  |
| 11, 12     | DATA[2:3] or           | DI/O | When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus.  |
|            | DIVSCLK[0:1]           |      | When SER/PAR is HIGH, EXT/INT is LOW and RDC/SDIN is LOW, which is the serial master read after convert mode. These inputs, part of the serial port, are used to slow down if desired the internal serial clock which clocks the data output. In the other serial modes, these pins are high impedance outputs.   |
| 13         | DATA[4]<br>or EXT/INT  | DI/O | When SER/PAR is LOW, this output is used as the Bit 4 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing the internal or an external data clock. With EXT/INT tied LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input.  |
| 14         | DATA[5]                | DI/O | When SER/PAR is LOW, this output is used as the Bit 5 of the Parallel Port Data Output Bus.   |
|            | or INVSYNC             |      | When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC signal. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.   |
| 15         | DATA[6]<br>or INVSCLK  | DI/O | When SER/PAR is LOW, this output is used as the Bit 6 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active in both master and slave mode.   |
| 16         | DATA[7]<br>or RDC/SDIN | DI/O | When SER/PAR is LOW, this output is used as the Bit 7 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a read mode selection input depending on the state of EXT/INT. When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the read sequence. When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data is output on SDOUT only when the conversion is complete. |
| 17         | OGND                   | P    | Input/Output Interface Digital Power Ground   |
| 18         | OVDD                   | P    | Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (5 V or 3 V).  |

-6- REV. A

#### PIN FUNCTION DESCRIPTIONS (continued)


| Pin<br>No. | Mnemonic              | Type | Description  |
|------------|-----------------------|------|--|
| 19         | DVDD                  | P    | Digital Power. Nominally at 5 V.   |
| 20         | DGND                  | P    | Digital Power Ground   |
| 21         | DATA[8]<br>or SDOUT   | DO   | When SER/PAR is LOW, this output is used as the Bit 8 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7677 provides the conversion result, MSB first, from its internal shift register. The DATA format is determined by the logic level of OB/2C. In serial mode, when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. In serial mode, when EXT/INT is HIGH: If INVSCLK is LOW, SDOUT is updated on SCLK rising edge and valid on the next falling edge. If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the next rising edge. |
| 22         | DATA[9]               | DI/O | When SER/PAR is LOW, this output is used as the Bit 9 of the Parallel Port Data Output Bus.  |
|            | or SCLK               |      | When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input or output, dependent upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends upon the logic state of the INVSCLK pin.   |
| 23         | DATA[10]              | DO   | When SER/PAR is LOW, this output is used as the Bit 10 of the Parallel Port Data Output Bus.   |
|            | or SYNC               |      | When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT/INT = Logic LOW). When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while SDOUT output is valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is valid.   |
| 24         | DATA[11]              | DO   | When SER/PAR is LOW, this output is used as the Bit 11 of the Parallel Port Data Output Bus.   |
|            | or RDERROR            |      | When SER/PAR is HIGH and EXT/INT is HIGH, this output, part of the serial port, is used as an incomplete read error flag. In slave mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed high.  |
| 25–28      | DATA[12:15]           | DO   | Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the state of SER/PAR.   |
| 29         | BUSY                  | DO   | Busy Output. Transitions HIGH when a conversion is started, and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be used as a data ready clock signal.  |
| 30         | DGND                  | P    | Must be tied to digital ground.  |
| 31         | $\overline{	ext{RD}}$ | DI   | Read Data. When $\overline{CS}$ and $\overline{RD}$ are both LOW, the interface parallel or serial output bus is enabled.  |
| 32         | CS                    | DI   | Chip Select. When $\overline{CS}$ and $\overline{RD}$ are both LOW, the interface parallel or serial output bus is enabled. $\overline{CS}$ is also used to gate the external serial clock.  |
| 33         | RESET                 | DI   | Reset Input. When set to a logic HIGH, reset the AD7677. Current conversion if any is aborted.   |
| 34         | PD                    | DI   | Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed.   |
| 35         | CNVST                 | DI   | Start Conversion. A falling edge on $\overline{CNVST}$ puts the internal sample/hold into the hold state and initiates a conversion. In impulse mode (IMPULSE HIGH and WARP LOW), if $\overline{CNVST}$ is held low when the acquisition phase (t <sub>8</sub> ) is complete, the internal sample/hold is put into the hold state and a conversion is immediately started.   |
| 36         | AGND                  | P    | Must be Tied to Analog Ground.   |
| 37         | REF                   | AI   | Reference Input Voltage  |
| 38         | REFGND                | AI   | Reference Input Analog Ground  |
| 39         | IN-                   | AI   | Differential Negative Analog Input   |
| 43         | IN+                   | AI   | Differential Positive Analog Input   |

NOTES

AI = Analog Input
DI = Digital Input
DI/O = Bidirectional Digital
DO = Digital Output
P = Power

REV. A -7-

#### PIN CONFIGURATION 48-Lead LQFP (ST-48)



# DEFINITION OF SPECIFICATIONS INTEGRAL NONLINEARITY ERROR (INL)

Linearity error refers to the deviation of each individual code from a best-fit line drawn from "negative full scale" through "positive full scale." The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition.

#### **DIFFERENTIAL NONLINEARITY ERROR (DNL)**

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

#### +FULL-SCALE ERROR

The last transition (from  $011\dots 10$  to  $011\dots 11$  in two's complement coding) should occur for an analog voltage 1 1/2 LSB below the nominal +full scale (2.499886 V for the  $\pm 2.5$  V range). The +full-scale error is the deviation of the actual level of the last transition from the ideal level.

#### -FULL-SCALE ERROR

The first transition (from  $100\ldots00$  to  $100\ldots01$  in two's complement coding) should occur for an analog voltage 1/2 LSB above the nominal –full scale (–2.499962 V for the  $\pm 2.5$  V range). The –full-scale error is the deviation of the actual level of the first transition from the ideal level.

#### ZERO ERROR

The zero error is the difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

#### SPURIOUS FREE DYNAMIC RANGE (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

#### **EFFECTIVE NUMBER OF BITS (ENOB)**

ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula:

$$ENOB = (S/[N+D]_{dB}-1.76)/6.02$$

and is expressed in bits.

#### TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

#### SIGNAL-TO-NOISE RATIO (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

#### SIGNAL-TO-(NOISE + DISTORTION) RATIO (S/[N+D])

S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in decibels.

#### APERTURE DELAY


Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the  $\overline{\text{CNVST}}$  input to when the input signal is held for a conversion.

#### TRANSIENT RESPONSE


The time required for the AD7677 to achieve its rated accuracy after a full-scale step function is applied to its input.

–8– REV. A


# **Typical Performance Characteristics—AD7677**




TPC 1. Integral Nonlinearity vs. Code




TPC 2. Histogram of 16,384 Conversions of a DC Input at the Code Transition




TPC 3. Typical Positive INL Distribution (199 Units)



TPC 4. Differential Nonlinearity vs. Code




TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Center




TPC 6. Typical Negative INL Distribution (199 Units)


REV. A -9-




TPC 7. FFT Plot




TPC 8. SNR, S/(N+D), and ENOB vs. Frequency




TPC 9. SNR and S/(N+D) vs. Input Level



TPC 10. SNR, THD vs. Temperature




TPC 11. Typical Delay vs. Load Capacitance C<sub>L</sub>




TPC 12. Operating Currents vs. Sample Rate

-10- REV. A



TPC 13. Power-Down Operating Currents vs. Temperature



TPC 14. Drift vs. Temperature

#### **CIRCUIT INFORMATION**

The AD7677 is a very fast, low power, single-supply, precise, 16-bit analog-to-digital converter (ADC). The AD7677 features different modes to optimize performances according to the applications.

In Warp Mode, the AD7677 is capable of converting 1,000,000 samples per second (1 MSPS).

The AD7677 provides the user with an on-chip track/hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7677 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP package that combines space savings and flexible configurations as either serial or parallel interface. The AD7677 is a pin-to-pin compatible upgrade of the AD7664, AD7675, and AD7676.

#### **CONVERTER OPERATION**

The AD7677 is a successive approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors that are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to AGND via SW+ and SW-. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on IN+ and IN- inputs. When the acquisition phase is complete and the CNVST input goes low, a conversion phase is initiated. When the conversion phase begins, SW<sub>+</sub> and SW<sub>-</sub> are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the REFGND input. Therefore, the differential voltage between the inputs IN+ and IN- captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND or REF, the comparator input varies by binary weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4$ ...  $V_{REF}/65536$ ). The control logic toggles these switches, starting with the MSB first, in order to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings BUSY output low.

#### **Modes of Operation**

The AD7677 features three modes of operations, Warp, Normal, and Impulse. Each of these modes is more suitable for specific applications.




Figure 3. ADC Simplified Schematic

REV. A

The Warp Mode allows the fastest conversion rate up to 1 MSPS. However, in this mode, and this mode only, the full specified accuracy is guaranteed only when the time between conversion does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms, for instance, after power-up, the first conversion result should be ignored. This mode makes the AD7677 ideal for applications where fast sample rates are required.

The Normal Mode is the fastest mode (800 kSPS) without any limitation about the time between conversions. This mode makes the AD7677 ideal for asynchronous applications such as data acquisition systems, where both high accuracy and fast sample rate are required.

The Impulse Mode, the lowest power dissipation mode, allows power saving between conversions. The maximum throughput in this mode is 666 kSPS. When operating at 100 SPS, for example, it typically consumes only 15 µW. This feature makes the AD7677 ideal for battery-powered applications.

#### **Transfer Functions**

Using the  $OB/\overline{2C}$  digital input, the AD7677 offers two output codings: straight binary and two's complement. The ideal transfer characteristic for the AD7677 is shown in Figure 4.





Figure 4. ADC Ideal Transfer Function

#### TYPICAL CONNECTION DIAGRAM

Figure 5 shows a typical connection diagram for the AD7677. Different circuitry shown on this diagram is optional and is discussed below.

#### **Analog Inputs**

Figure 6 shows a simplified analog input section of AD7677.



- 1. SEE VOLTAGE REFERENCE INPUT SECTION.
- 1. SEE VOLTAGE REFERENCE INPUT SECTION.

  2. WITH THE RECOMMENDED VOLTAGE REFERENCES, C<sub>REF</sub> IS 47µF. SEE CHAPTER VOLTAGE REFERENCE INPUT SECTION.

  3. OPTIONAL CIRCUITRY FOR HARDWARE GAIN CALIBRATION.

  4. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.

  5. SEE ANALOG INPUT SECTION.

- 6. OPTION, SEE POWER SUPPLY SECTION.
- 7. OPTIONAL LOW JITTER CNVST, SEE CONVERSION CONTROL SECTION.

Figure 5. Typical Connection Diagram

-12-REV. A




Figure 6. Simplified Analog Input

The diodes shown in Figure 6 provide ESD protection for the inputs. Care must be taken to ensure that the analog input signal never exceeds the absolute ratings on these inputs. This will cause these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 120 mA maximum. This condition could eventually occur when the input buffer's (U1) or (U2) supplies are different from AVDD. In such case, an input buffer with a short-circuit current limitation can be used to protect the part.

This analog input structure is a true differential structure. By using these differential inputs, signals common to both inputs are rejected as shown in Figure 7, which represents the typical CMRR over frequency.




Figure 7. Analog Input CMRR vs. Frequency

During the acquisition phase, for ac signals, the AD7677 behaves like a one-pole RC filter consisting of the equivalent resistance R+ , R–, and  $C_{\rm S}$ . The resistors R+ and R– are typically 168 V and are lumped components made up of some serial resistors and the on resistance of the switches. The capacitor  $C_{\rm S}$  is typically 60 pF and is mainly the ADC sampling capacitor. This one-pole filter with a typical –3 dB cutoff frequency of 15.8 MHz reduces undesirable aliasing effect and limits the noise coming from the inputs.

Because the input impedance of the AD7677 is very high, the AD7677 can be driven directly by a low impedance source without gain error. That allows the user to input, as shown in Figure 5, an external one-pole RC filter between the output of the amplifier output and the ADC analog inputs to even further improve the noise filtering done by the AD7677 analog input circuit. However, the source impedance has to be kept low because it affects the ac performances, especially the total harmonic distortion. The maximum source impedance depends

on the amount of total harmonic distortion (THD) that can be tolerated. The THD degrades proportionally to the source impedance.

#### Single to Differential Driver

For applications using unipolar analog signals, a single-ended-to-differential driver will allow for a differential input into the part. The schematic is shown in Figure 8.




Figure 8. Single-Ended-to-Differential Driver Circuit

This configuration, when provided an input signal of 0 to  $V_{REF}$ , will produce a differential  $\pm 2.5$  V with midscale at 1.25 V.

If the application can tolerate more noise, the AD8138 can be used.

#### **Driver Amplifier Choice**

Although the AD7677 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7677 analog input circuit have to be able together to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, the settling at 0.1% or 0.01% is more commonly specified. It could significantly differ from the settling time at a 16-bit level and, therefore, it should be verified prior to the driver selection. The tiny op-amp, AD8021, which combines ultralow noise and a high gain bandwidth, meets this settling time requirement even when used with a high gain up to 13.
- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7677. The noise coming from the driver is filtered by the AD7677 analog input circuit one-pole, low-pass filter made by R+, R-, and C<sub>S</sub>. The SNR degradation due to the amplifier is:

$$SNR_{LOSS} = 20 \ LOG \left( \frac{28}{\sqrt{784 + \frac{\pi}{4} f_{-3 \ dB} (N \ e_N)^2}} \right)$$

where

 $f_{-3 dB}$  is the -3 dB input bandwidth in MHz of the AD7677 (15.8 MHz) or the cutoff frequency of the input filter if any used.

N is the noise factor of the amplifiers (1 if in buffer configuration).

 $e_N$  is the equivalent input noise voltage of each opamp in  $nV/(Hz)^{1/2}$ .

REV. A -13-

For instance, a driver with an equivalent input noise of 2 nV/ $\sqrt{\rm Hz}$  (like the AD8021) and configured as a buffer, thus with a noise gain of +1, the SNR degrades by only 0.07 dB with the filter in Figure 5, and 0.27 dB without.

• The driver needs to have a THD performance suitable to that of the AD7677.

The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type.

The AD8022 could also be used where a dual version is needed and gain of 1 is used.

The AD8132 or the AD8138 could also be used to generate a differential signal from a single-ended signal.

The AD829 is another alternative where high frequency (above 1 MHz) performance is not required. In gain of 1, it requires an 82 pF compensation capacitor.

The AD8610 is also another option where low bias current is needed in low frequency applications.

#### Voltage Reference Input

The AD7677 uses an external 2.5 V voltage reference. The voltage reference input REF of the AD7677 has a dynamic input impedance. Therefore, it should be driven by a low impedance source with an efficient decoupling between REF and REFGND inputs. This decoupling depends on the choice of the voltage reference, but usually consists of a 1  $\mu F$  ceramic capacitor and a low ESR tantalum capacitor connected to the REF and REFGND inputs with minimum parasitic inductance. 47  $\mu F$  is an appropriate value for the tantalum capacitor when used with one of the recommended reference voltages:

- The low noise, low temperature drift ADR421 and AD780 voltage references
- The low power ADR291 voltage reference
- The low cost AD1582 voltage reference

For applications using multiple AD7677s, it is more effective to buffer the reference voltage with a low noise, very stable op amp like the AD8031.

Care should also be taken with the reference temperature coefficient of the voltage reference, which directly affects the full-scale accuracy if this parameter matters. For instance, a  $\pm 15$  ppm/°C tempco of the reference changes the full scale by  $\pm 1$  LSB/°C.

Note that  $V_{REF}$ , as mentioned in the specification table, could be increased to AVDD-1.85~V. Since the input range is defined in terms of  $V_{REF}$ , this would essentially increase the range to make it a  $\pm 3~V$  input range with a reference voltage of 3 V. One of the benefits here is the increased SNR obtained as a result of this increase. The theoretical improvement as a result of this increase in reference is 1.58 dB (20 log [3/2.5]). Due to the theoretical quantization noise however, the observed improvement is approximately 1 dB. The AD780 can be selected with a 3 V reference voltage.




Figure 9. PSRR vs. Frequency

#### Power Supply

The AD7677 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and DVDD +0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7677 is independent of power supply sequencing once OVDD does not exceed DVDD by more than 0.3 V, and thus is free from supply voltage induced latchup. Additionally, it is very insensitive to power supply variations over a wide frequency range as shown in Figure 9.

#### POWER DISSIPATION

In Impulse Mode, the AD7677 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low, which allows a significant power saving when the conversion rate is reduced as shown in Figure 10. This feature makes the AD7677 ideal for very low power battery applications.

It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power rails (i.e., DVDD and DGND) and OVDD should not exceed DVDD by more than 0.3 V.




Figure 10. Power Dissipation vs. Sample Rate

–14– REV. A

#### **CONVERSION CONTROL**

Figure 11 shows the detailed timing diagrams of the conversion process. The AD7677 is controlled by the signal  $\overline{\text{CNVST}}$ , which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The  $\overline{\text{CNVST}}$  signal operates independently of  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  signals.

In Impulse Mode, conversions can be automatically initiated. If  $\overline{\text{CNVST}}$  is held low when BUSY is low, the AD7677 controls the acquisition phase and then automatically initiates a new conversion. By keeping  $\overline{\text{CNVST}}$  low, the AD7677 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes low. Also, at power-up,  $\overline{\text{CNVST}}$  should be brought low once to initiate the conversion process. In this mode, the AD7677 could sometimes run slightly faster than the guaranteed limits in the Impulse Mode of 666 kSPS. This feature does not exist in warp or Normal modes.




Figure 11. Basic Conversion Timing

Although CNVST is a digital signal, it should be designed with this special care with fast, clean edges and levels, with minimum overshoot and undershoot or ringing.

For applications where the SNR is critical, the CNVST signal should have a very low jitter. Some solutions to achieve that are to use a dedicated oscillator for CNVST generation or, at least, to clock it with a high frequency low jitter clock as shown in Figure 5.




Figure 12. RESET Timing

#### **DIGITAL INTERFACE**

The AD7677 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel databus. The AD7677 digital interface also accommodates both 3 V or 5 V

logic by simply connecting the OVDD supply pin of the AD7677 to the host system interface digital supply. Finally, by using the  $OB/\overline{2C}$  input pin, both two's complement or straight binary coding can be used.

The two signals,  $\overline{CS}$  and  $\overline{RD}$ , control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually,  $\overline{CS}$  allows the selection of each AD7677 in multicircuits applications and is held low in a single AD7677 design.  $\overline{RD}$  is generally used to enable the conversion result on the databus.




Figure 13. Master Parallel Data Timing for Reading (Continuous Read)

#### PARALLEL INTERFACE

The AD7677 is configured to use the parallel interface (Figure 13) when the SER/PAR is held low. The data can either be read after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figure 14 and Figure 15. When the data is read during the conversion however, it is recommended that it is a read-only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 14. Slave Parallel Data Timing for Reading (Read After Convert)




Figure 15. Slave Parallel Data Timing for Reading (Read During Convert)

-15-

The BYTESWAP pin allows a glueless interface to an 8-bit bus. As shown in Figure 16, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is low. When BYTESWAP is high, the LSB and MSB bytes are swapped and the LSB is output on D[15:8] and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16 bits of data can be read in 2 bytes on either D[15:8] or D[7:0].




Figure 16. 8-Bit Parallel Interface




Figure 17. Master Serial Data Timing for Reading (Read After Convert)




Figure 18. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

#### **SERIAL INTERFACE**

The AD7677 is configured to use the serial interface when the SER/PAR is held high. The AD7677 outputs 16 bits of data, MSB first, on the SDOUT Pin. This data is synchronized with the 16 clock pulses provided on the SCLK Pin.

#### MASTER SERIAL INTERFACE

#### **Internal Clock**

The AD7677 is configured to generate and provide the serial data clock SCLK when the EXT/INT Pin is held low. The AD7677 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. The output data is valid on both the rising and falling edge of the data clock. Depending on RDC/SDIN input, the data can be read after each conversion, or during the following conversion.

Figure 17 and Figure 18 show the detailed timing diagrams of these two modes.

Usually, because the AD7677 is used with a fast throughput, the mode master, read during conversion, is the most recommended serial mode when it can be used.

In read-after-conversion mode, unlike in other modes, it should be noted that the signal BUSY returns low after the 16 data bits are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width.

In read-during-conversion mode, the serial clock and data toggle at appropriate instances minimizes potential feedthrough between digital activity and the critical conversion decisions.

To accommodate slow digital hosts, the serial clock can be slowed down by using DIVSCLK.

### SLAVE SERIAL INTERFACE

#### **External Clock**

The AD7677 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/ $\overline{\text{INT}}$  pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by  $\overline{\text{CS}}$  and the data are output when both  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  are low. Thus, depending on  $\overline{\text{CS}}$ , the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either




Figure 19. Slave Serial Data Timing for Reading (Read After Convert)




Figure 20. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)

normally high or normally low when inactive. Figure 19 and Figure 20 show the detailed timing diagrams of these methods.

While the AD7677 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7677 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of BUSY high.

#### External Discontinuous Clock Data Read after Conversion

This mode is the most recommended of the serial slave modes. Figure 19 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the result of this conversion can be read while both  $\overline{CS}$  and  $\overline{RD}$  are low. The data is shifted out, MSB first, with 16 clock pulses and is valid on both the rising and falling edge of the clock.

Among the advantages of this method, the conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process.

Another advantage is to be able to read the data at any speed up to 40 MHz, which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7677 provides a "daisy chain" feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when it is desired as it is, for instance, in isolated multiconverters applications.

An example of the concatenation of two devices is shown in Figure 21. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the opposite edge of SCLK of the one used to shift out the data on SDOUT. Hence, the MSB of the "upstream" converter just follows the LSB of the "downstream" converter on the next SCLK cycle.




Figure 21. Two AD7677s in a "Daisy Chain" Configuration

#### **External Clock Data Read During Conversion**

Figure 20 shows the detailed timing diagrams of this method. During a conversion, while both CS and RD are low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 16 clock pulses, and is valid on both rising and falling edges of the clock. The 16 bits have to be read before the

current conversion is complete. If that is not done, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no "daisy chain" feature in this mode, and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock of at least 25 MHz, when Impulse Mode is used, 32 MHz when normal, or 40 MHz when Warp Mode is used, is recommended to ensure that all the bits are read during the first half of the conversion phase. It is also possible to begin to read the data after conversion and continue to read the last bits even after a new conversion has been initiated. That allows the use of a slower clock speed like 18 MHz in Impulse Mode, 21 MHz in Normal Mode, and 26 MHz in Warp Mode.

#### MICROPROCESSOR INTERFACING

The AD7677 is ideally suited for traditional dc measurement applications supporting a microprocessor and ac signal processing applications interfacing to a digital signal processor. The AD7677 is designed to interface either with a parallel 8-bit or 16-bit wide interface or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7677 to prevent digital noise from coupling into the ADC. The following sections illustrate the use of the AD7677 with an SPI equipped microcontroller, the ADSP-21065L and ADSP-218x signal processors.

#### SPI Interface (MC68HC11)

Figure 22 shows an interface diagram between the AD7677 and an SPI-equipped microcontroller like the MC68HC11. To accommodate the slower speed of the microcontroller, the AD7677 acts as a slave device and data must be read after conversion. This mode also allows the "daisy chain" feature. The convert command could be initiated in response to an internal timer interrupt. The reading of output data, one byte at a time, if necessary, could be initiated in response to the end-of-conversion signal (BUSY going low) using an interrupt line of the microcontroller. The Serial Peripheral Interface (SPI) on the MC68HC11 is configured for master mode (MSTR) = 1, Clock Polarity Bit (CPOL) = 0, Clock Phase Bit (CPHA) = 1, and SPI interrupt enable (SPIE) = 1 by writing to the SPI Control Register (SPCR). The IRQ is configured for edge-sensitive-only operation (IRQE = 1 in OPTION Register).




Figure 22. Interfacing the AD7677 to SPI Interface

#### ADSP-21065L in Master Serial Interface

As shown in Figure 23, the AD7677 can be interfaced to the ADSP-21065L using the serial interface in master mode without any glue logic required. This mode combines the advantages of reducing the wire connections and the ability to read the data during or after conversion maximum speed transfer (DIVSCLK [0:1] both low).

–18– REV. A

The AD7677 is configured for the internal clock mode (EXT/INT) low) and acts, therefore, as the master device. The convert command can be generated by either an external low jitter oscillator or, as shown, by a FLAG output of the ADSP-21065L, or by a frame output TFS of one serial port of the ADSP-21065L that can be used like a timer. The serial port on the ADSP-21065L is configured for external clock (IRFS = 0), rising edge active (CKRE = 1), external late framed sync signals (IRFS = 0, LAFS = 1, RFSR = 1), and active high (LRFS = 0). The serial port of the ADSP-21065L is configured by writing to its receive control register (SRCTL)—see ADSP-2106x SHARC User's Manual. Because the serial port within the ADSP-21065L will be seeing a discontinuous clock, an initial word reading has to be done after the ADSP-21065L has been reset to ensure that the serial port is properly synchronized to this clock during each following data read operation.




Figure 23. Interfacing to the ADSP-21065L Using the Serial Master Mode

#### APPLICATION HINTS

#### Layout

The AD7677 has very good immunity to noise on the power supplies as can be seen in Figure 9. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7677 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7677, or at least as close as possible to the AD7677. If the AD7677 is in a system where multiple devices require analog to digital ground connections, the connection should still be made at one point only, a star ground point that should be established as close as possible to the AD7677.

It is recommended to avoid running digital lines under the device as these will couple noise onto the die. The analog ground

plane should be allowed to run under the AD7677 to avoid noise coupling. Fast switching signals like CNVST or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This will reduce the effect of feedthrough through the board. The power supply lines to the AD7677 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supply's impedance presented to the AD7677 and reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supply's pins, AVDD, DVDD, and OVDD, close to and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10 µF capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7677 can be either a separate supply or come from the analog supply, AVDD, or from the digital interface supply, OVDD. When the system digital supply is noisy, or fast switching digital signals are present, it is recommended if no separate supply available, to connect the DVDD digital supply to the analog supply AVDD through an RC filter as shown in Figure 5, and connect the system supply to the interface digital supply OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high-frequency spikes.

The AD7677 has four different ground pins; REFGND, AGND, DGND, and OGND. REFGND senses the reference voltage and should be a low impedance return to the reference because it carries pulsed currents. AGND is the ground to which most internal ADC analog signals are referenced. This ground must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.

The layout of the decoupling of the reference voltage is important. The decoupling capacitor should be close to the ADC and connected with short and large traces to minimize parasitic inductances.

#### **Evaluating the AD7677 Performance**

A recommended layout for the AD7677 is outlined in the evaluation board for the AD7677. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the Eval-Control BRD2.


REV. A -19-

#### **OUTLINE DIMENSIONS**

# 48-Lead Plastic Quad Flatpack [LQFP] 1.4 mm Thick


(ST-48)

Dimensions shown in millimeters



# 48-Lead Frame Chip Scale Package [LFCSP] 7 mm × 7 mm Body (CP-48)

Dimensions shown in millimeters



#### COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2

## **Revision History**

| ocation Pag   | e |
|---|---|
| /02—Data Sheet changed from REV. 0 to REV. A.           |   |
| Added 48-Lead LFCSP to FEATURES and GENERAL DESCRIPTION | L |
| Added PulSAR Selection table                            | L |
| Edits to NOTES  | ; |
| Changes to ABSOLUTE MAXIMUM RATINGS                     | į |
| Additions to ORDERING GUIDE                             | j |
| Edits to PIN FUNCTION DESCRIPTIONS                      | j |
| Changes to Power Supply section                         | ŀ |
| Added 48-Lead Frame Chip Scale Package (LFCSP)          | ) |