

QUAD, Parallel-Input, Voltage Output, 12-/10-Bit Digital-to-Analog Converter

AD5582/AD5583

FEATURES

12-Bit Linearity and Monotonic -40°C to +125°C
Single +5V to +12V or dual ±5V supply
Unipolar or Bipolar Operation
Double Buffered Registers Enable Simultaneous Multi-Channels Update
4 Separate Rail-to Rail Reference Inputs
Parallel Interface
Data Readback Capability
5µs Settling Time

APPLICATIONS

Process Control Equipment Closed Loop Servo Control Data Acquisition Systems Digitally Controlled Calibration Motor Control Optical Network Control Loops

GENERAL DESCRIPTION


The AD5582/AD5583 family of quad, 12-/10-bit, voltage-output digital-to-analog converter is designed to operate from a single +5 to +15 volt or a dual $\pm 5V$ supply. Built using a CBCMOS process, this monolithic DAC offers the user low cost, and ease-of-use in single or dual-supply systems.


The applied external reference V_{REF} determines the full-scale output voltage. Valid V_{REF} values include $V_{SS} < V_{REF} < V_{DD}$ resulting in a wide selection of full scale outputs. For multiplying applications AC inputs can be as large as $|V_{DD} - V_{SS}|$. Two on-board precision trimmed resistors are available for 4-Quadrant configurations.

A doubled-buffered parallel interface offers 25Mbps data load rates. A common level-sensitive load-DAC strobe ($\overline{\text{LDAC}}$) input allows simultaneous update of all DAC outputs from previously loaded Input Registers. An external asynchronous reset ($\overline{\text{RS}}$) forces all registers to the zero code state when MSB='0' or to midscale when MSB='1'.


Both parts are offered in the same pin-out to allow users to select the amount of resolution appropriate for their application without circuit card redesign.

The AD5582/AD5583 are specified over the extended industrial (-40°C to +125°C) temperature range. Packages available include thin 1.1 mm TSSOP-48 package.





DIGITAL CIRCUITRY OMITTED FOR CLARITY



REV PrC, 23 APR '01

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax:781/326-8703 ©Analog Devices, Inc., 2000

AD5582/AD5583

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
STATIC PERFORMANCE						
Resolution ¹	N	AD5582		12		Bits
Resolution ¹	Ν	AD5583		10		Bits
Relative Accuracy ²	INL		-1		+1	LSB
Differential Nonlinearity ²	DNL	Monotonic	-1		_	LSB
Zero-Scale Error	VZSE	$Data = 000_{\rm H}$			2	LSB
Full-Scale Voltage Error	V _{FSE}	$Data = FFF_{H}$			2	LSB
Full-Scale Tempco ³	TCV _{FS}			10		ppm/°
REFERENCE INPUT	-					
V _{REFH} Input Range ⁴	V _{REFH}		V _{SS}		V _{DD}	V
V _{REFL} Input Range ⁴	V _{REFL}		V _{SS}		V _{DD}	V
Input Resistance ⁸	R _{REF}	$Data = 555_{H}$	10			$K\Omega^5$
Input Capacitance ³	C _{REF}			80		pF
REF Input Current	IREF				500	μA
REF Multiplying Bandwidth	BWREF					Hz
ANALOG OUTPUT						
Output Current	IOUT	Data = 800_{H} , ΔV_{OUT} = 4LSB			±2	mA
Capacitive Load ³	CL	No Oscillation		500		pF
LOGIC INPUTS						_
Logic Input Low Voltage	VIL	$V_{\rm L} = 5V \pm 10\%$			0.8	V
Logic Input High Voltage	V _{IH}	$V_{\rm L} = 5V \pm 10\%$	2.4			V
Input Leakage Current	IIL					μΑ
Input Capacitance ³	C _{IL}					pF
Output Voltage High	V _{OH}	$I_{OH} = -0.8 \text{mA}$	2.4			v
Output Voltage Low	V _{OL}	$I_{OL} = 1.6 \text{mA}$			0.4	v
AC CHARACTERISTICS		· · · · · · · · · · · · · · · · · · ·		•	•	•
Output Slew Rate	SR	Data = 000_{H} to FFF _H to 000_{H}		2		V/µs
Settling Time ⁷	ts	To ±0.1% of Full Scale		5		μs
Shutdown Recovery	t _{SDR}					μs
DAC Glitch	Q	Code $7FF_{H}$ to 800_{H} to $7FF_{H}$		100		nVs
Digital Feed Through	V _{OUT} /t _{cs}	Data= $800_{\rm H}$, $\overline{\rm CS}$ toggles at f=16MHz		5		nVs
Analog Crosstalk	VOUT/VREF	$V_{REF} = 1.5V_{DC} + 1V_{P-P}$, Data = 000 _H , f=100KHz		-80		dB
Output Noise	e _N			40		nV√H
SUPPLY CHARACTERISTICS	-					
Positive Supply Current	IDD	$V_{IL} = 0V$, No Load			3	mA
Negative Supply Current	I _{SS}	$V_{IL} = 0V$, No Load			3	mA
Power Dissipation	P _{DISS}	$V_{IL} = 0V$, No Load			30	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$	1	30		ppm/\

NOTES:

DAC Output Equation: $V_{OUT} = V_{REFL} + [(V_{REFH}-V_{REFL})*Code/2^N]$, where Code = data loaded in corresponding DAC register A, B, C, D and N equals the 1. DAC resolution AD5582 = 12, AD5583 = 10 bits. One LSB = VREF/4096V for the 12-bit AD5582.

The first two codes (000H, 001H) are excluded from the linearity error measurement in single supply operation. 2.

3. These parameters are guaranteed by design and not subject to production testing.

4. When V_{REF} is connected to either the V_{DD} or the V_{SS} power supply the corresponding V_{OUT} voltage will program between ground and the supply voltage minus the offset voltage of the output buffer, which is the same as the V_{ZSE} error specification. See additional discussion in the operation section of the data sheet.

5. Typical specifications represent average readings measured at 25°C.

6. The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground in single supply operation.

AD5582/AD5583

ELECTRICAL CHARACTERISTICS at VDD =+15V, VSS = 0V, VL =+5V±10%, VRFFH = +10V, VRFFI = 0V, -40°C < TA < +125°C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
STATIC PERFORMANCE	1		I	1	1	1
Resolution ¹	Ν	AD5582		12		Bits
Resolution ¹	Ν	AD5583		10		Bits
Relative Accuracy ²	INL		-1		+1	LSB
Differential Nonlinearity ²	DNL	Monotonic	-1			LSB
Zero-Scale Error	VZSE	$Data = 000_{\text{H}}$			2	LSB
Full-Scale Voltage Error	V _{FSE}	$Data = FFF_{H}$			2	LSB
Full-Scale Tempco ³	TCV _{FS}			10		ppm/°C
REFERENCE INPUT				•		T
V _{REFH} Input Range ⁴	V _{REFH}		V _{SS}		V _{DD}	V
V _{REFL} Input Range ⁴	V _{REFL}		0		V _{DD}	V
Input Resistance ⁸	R _{REF}	$Data = 555_{H}$	10			$K\Omega^5$
Input Capacitance ³	C _{REF}			80		pF
REF Input Current	IREF				500	μA
REF Multiplying Bandwidth	BWREF					Hz
ANALOG OUTPUT	1					
Output Current	IOUT	Data = 800_{H} , ΔV_{OUT} = 4LSB			+5	mA
Capacitive Load ³	CL	No Oscillation		500		pF
LOGIC INPUTS/OUTPUTS	1					
Logic Input Low Voltage	VIL				0.8	V
Logic Input High Voltage	V _{IH}		2.4			V
Input Leakage Current	IIL					μΑ
Input Capacitance ³	C _{IL}					pF
Output Voltage High	V _{OH}	$I_{OH} = -0.8 \text{mA}$	2.4			v
Output Voltage Low	V _{OL}	$I_{OL} = 1.6 \text{mA}$			0.4	V
AC CHARACTERISTICS						
Output Slew Rate	SR	Data = 000_{H} to FFF _H to 000_{H}		2		V/µs
Settling Time ⁷	ts	To ±0.1% of Full Scale		5		μs
Shutdown Recovery	t _{SDR}					μs
DAC Glitch	Q	Code $7FF_{H}$ to 800_{H} to $7FF_{H}$		100		nVs
Digital Feed Through	V _{OUT} /t _{cs}	Data= $800_{\rm H}$, $\overline{\rm CS}$ toggles at f=16MHz		5		nVs
Analog Crosstalk	VOUT/VREF	$V_{REFH} = 2.5V_{DC} + 1V_{P-P}$, Data = 000 _H , f=100KHz		-80		dB
Output Noise	e _N			40		nV√H
SUPPLY CHARACTERISTICS						
Positive Supply Current	IDD	$V_{IL} = 0V$, No Load			3	mA
Power Dissipation	PDISS	$V_{IL} = 0V$, No Load			45	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$		30		ppm/\

NOTES:

1. DAC Output Equation: $V_{OUT} = V_{REFL} + [(V_{REFH} - V_{REFL})*Code/2^N]$, where Code = data loaded in corresponding DAC register A, B, C, D and N equals the DAC resolution AD5582 = 12. AD5583 = 10 bits. One LSB = VREF/4096V for the 12-bit AD5582.

2. The first two codes (000H, 001H) are excluded from the linearity error measurement in single supply operation.

3. These parameters are guaranteed by design and not subject to production testing.

When V_{REF} is connected to either the V_{DD} or the V_{SS} power supply the corresponding V_{OUT} voltage will program between ground and the supply voltage 4. minus the offset voltage of the output buffer, which is the same as the V_{ZSE} error specification. See additional discussion in the operation section of the data sheet.

Typical specifications represent average readings measured at 25°C. 5.

The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground in single supply operation. 6.

AD5582/AD5583

Maximum Junction Temperature (T_J MAX) 150°C Package Power Dissipation = $(T_J MAX - T_A)/\theta_{JA}$ Operating Temperature Range-40°C to +125°C Storage Temperature Range-65°C to +150°C

RU-48 (Vapor Phase, 60 secs).....xxx°C RU-44 (Infrared, 15 secs).....xxx°C Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at VDD =+15V, VSS = 0V, VL =+5V±10%, VREFH = +10V, VREFL = 0V, -40°C < TA < +125°C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
INTERFACE TIMING ^{1,2}						
Clock Frequency	f _{CLK}				25	MHz
Chip Select Write Pulsewidth	t _{WCS}		30			ns
Write Setup	t _{WS}	$t_{WCS} = 50 \text{ ns}$	0			ns
Write Hold	t _{WH}	$t_{WCS} = 50 \text{ ns}$	0			ns
Address Setup	t _{AS}		0			ns
Address Hold	t _{AH}		0			ns
Load Setup	t _{LS}		70			ns
Load Hold	t _{LH}		30			ns
Write Data Setup	t _{WDS}	$t_{WCS} = 50 \text{ ns}$	0			ns
Write Data Hold	t _{WDH}	$t_{WCS} = 50 \text{ ns}$	0			ns
Load Data Pulsewidth	t _{LDW}		50			ns
Reset Pulsewidth	t _{RESET}		50			ns
Chip Select Read Pulsewidth	t _{RCS}		130			ns
Read Data Hold	t _{RDH}	$t_{RCS} = 130 \text{ ns}$	0			ns
Read Data Setup	t _{RDS}	$t_{RCS} = 130 \text{ ns}$	0			ns
Data to Hi Z	t _{DZ}	$C_L = 10 pF$		100		ns
Chip Select to Data	t _{CSD}	$C_L = 100 pF$		100		ns
Chip Select Repetitive Pulsewidth	t _{CSP}		10			ns
Load Setup in Double Buffer Mode	t _{LDS}		20			ns

NOTES:

All input control signals are specified with $t_R = t_F = 2ns (10\% \text{ to } 90\% \text{ of } +3V)$ and timed from a voltage level of 1.5V. 1.

2. Typicals represent average readings measured at 25°C.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to VSS0.3V to +16.5V
V _{DD} to GND0.3V to 5.5V
V _{SS} to GND+0.3V to -5.5V
V_{DD} to V_{REF+} 0.3V to $(V_{DD}-V_{SS})$
V_{REF-} to V_{SS}
V_{REFH} to V_{REFL}
Logic Inputs to GND $V_{SS} - 0.3V$, $V_{DD} + 0.3V$
V_{OUT} to GND V_{SS} – 0.3V, V_{DD} + 0.3V
I _{OUT} Short Circuit to GND
Thermal Resistance θ_{JA}
TSSOP-48 Lead (RU-48)xxx°C/W

ORDERING GUIDE:


MODEL	Resolution (Bits)	TEMP RANGE	Package Description	Package Option	Container Qty
AD5582YRU-REEL7	12	-40/+125°C	TSSOP-48	RU-48	
AD5583YRU-REEL7	10	-40/+125°C	TSSOP-48	RU-48	

Lead Temperature:

The AD5582 contains xxx transistors. The die size measures 108 mil X 144 mil

AD5582/AD5583


PIN CONFIGURATION




NOTE: Pin Out not finalized!
Please contact Analog Devices Inc. for final version


Pin#	Name	Description
	VRLA	Voltage Reference Low Input Terminal DAC A
	VRHA	Voltage Reference High Input Terminal DAC A
	VRLB	Voltage Reference Low Input Terminal DAC B
	VRHB	Voltage Reference High Input Terminal DAC B
	VDD	Positive Power Supply
	VOA	DAC A Output
	VOB	DAC B output
	RA	End Tap Offset Resistor
	RB	Center Tap Offset Resistor
	RC	End Tap Offset Resistor
	AGND	Analog Ground
	VOC	Voltage Out DAC C
	VOD	DAC D Output
	VSS	Negative Power Supply
	VRLC	Voltage Reference Low Input Terminal DAC C
	VRHC	Voltage Reference High Input Terminal DAC C
	VRLD	Voltage Reference Low Input Terminal DAC D
	VRHD	Voltage Reference High Input Terminal DAC D
	DGND	Digital Ground
	DVDD	
	LDAC	DAC Register Load, active low level sensitive
	RS	Reset strobe
	MSB	Reset Mode: MSB=0 Code = $000_{\rm H}$, MSB=1 Code
		800 _H
	VL	Logic Supply Voltage
	W/R	Write Read Mode select
	CS	Chip Select, active low
	DB0	Data Bit 0
	DB1	Data Bit 1
	DB2	Data Bit 2
	DB3	Data Bit 3
	DB4	Data Bit 4
	DB5	Data Bit 5
	DB6	Data Bit 6
	DB7	Data Bit 7
	DB8 DB9	Data Bit 8 Data Bit 9
	DB9 DB10	Data Bit 9 Data Bit 10
	DB10 DB11	Data Bit 10 Data Bit 11
	A0	Address Input 0
	AU Al	Address Input 1
	A1	Address input 1

AD5582/AD5583




DATA OUTPUT (READ TIMING)





This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing. REV PrC, 23 APR '01 6

AD5582/AD5583



DOUBLE BUFFER MODE (OUTPUT UPDATED SIMULTANEOUSLY)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing. REV PrC, 23 APR '01 7

AD5582/AD5583

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

48-Lead TSSOP (RU Suffix)

