

Single Supply, Rail-to-Rail Low Power FET-Input Op Amp

AD822

FEATURES

TRUE SINGLE SUPPLY OPERATION
Output Swings Rail to Rail
Input Voltage Range Extends Below Ground
Single Supply Capability from +3 V to +36 V
Dual Supply Capability from ±1.5 V to ±18 V
HIGH LOAD DRIVE

Capacitive Load Drive of 350 pF, G = 1 Minimum Output Current of 15 mA

EXCELLENT AC PERFORMANCE FOR LOW POWER

800 μA Max Quiescent Current per Amplifier Unity Gain Bandwidth: 1.8 MHz

Slew Rate of 3.0 V/µs

GOOD DC PERFORMANCE

800 μV Max Input Offset Voltage 2 $\mu V/^{\circ}C$ Typ Offset Voltage Drift

25 pA Max Input Bias Current

LOW NOISE

13 nV/√Hz @ 10 kHz


NO PHASE INVERSION

APPLICATIONS

Battery Powered Precision Instrumentation Photodiode Preamps Active Filters 12- to 14-Bit Data Acquisition Systems Medical Instrumentation Low Power References and Regulators

PRODUCT DESCRIPTION

The AD822 is a dual precision, low power FET input op amp that can operate from a single supply of +3.0 V to 36 V, or dual supplies of ± 1.5 V to ± 18 V. It has true single supply




Input Voltage Noise vs. Frequency

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAM 8-Pin Plastic DIP, Cerdip and SOIC




capability with an input voltage range extending below the negative rail, allowing the AD822 to accommodate input signals below ground in the single supply mode. Output voltage swing extends to within $10\ mV$ of each rail providing the maximum output dynamic range.

Offset voltage of 800 μV max, offset voltage drift of 2 $\mu V/^{\circ} C$, input bias currents below 25 pA and low input voltage noise provide dc precision with source impedances up to a Gigaohm. 1.8 MHz unity gain bandwidth, –93 dB THD at 10 kHz and 3 V/µs slew rate are provided with a low supply current of 800 µA per amplifier. The AD822 drives up to 350 pF of direct capacitive load as a follower, and provides a minimum output current of 15 mA. This allows the amplifier to handle a wide range of load conditions. This combination of ac and dc performance, plus the outstanding load drive capability, results in an exceptionally versatile amplifier for the single supply user.

The AD822 is available in four performance grades. The A and B grades are rated over the industrial temperature range of -40°C to $+85^{\circ}\text{C}$. There is also a 3 volt grade—the AD822A-3V, rated over the industrial temperature range. The mil grade is rated over the military temperature range of -55°C to $+125^{\circ}\text{C}$ and is available processed on standard military drawing.

The AD822 is offered in three varieties of 8-pin package: plastic DIP, hermetic cerdip and surface mount (SOIC) as well as die form.



Gain of +2 Amplifier; V_S = +5, 0, V_{IN} = 2.5 V Sine Centered at 1.25 Volts, R_L = 100 k Ω

$\label{eq:control_loss} AD822 - SPECIFICATIONS \text{ (V}_S = 0, 5 \text{ volts @ T}_A = +25 ^{\circ}\text{C}, \text{ V}_{CM} = 0 \text{ V}, \text{ V}_{OUT} = 0.2 \text{ V unless otherwise noted)}$

Parameter	Conditions	Min	AD822A Typ	A Max	Min	AD822B Typ	Max	Min	AD822S Typ	S ¹ Max	Units
DC PERFORMANCE Initial Offset Max Offset over Temperature Offset Drift Input Bias Current at T _{MAX}	$V_{CM} = 0 V \text{ to } 4 V$		0.1 0.5 2 2 0.5	0.8 1.2 25 5 20		0.1 0.5 2 2 0.5	0.4 0.9 10 2.5		0.1 0.5 2 2 0.5	0.8 25 20	mV mV μV/°C pA nA
Input Offset Current at T_{MAX} Open-Loop Gain	V _O = 0.2 V to 4 V		2 0.5	20		2 0.5	10		2 1.5	20	pA nA
T_{MIN} to T_{MAX}	$R_L = 100 \text{ k}$	500 400	1000		500 400	1000		500	1000		V/mV V/mV
$T_{MIN} to T_{MAX}$	$R_{L} = 10 \text{ k}$ $R_{L} = 1 \text{ k}$	80 80 15	150 30		80 80 15	150 30		80	150 30		V/mV V/mV V/mV
T_{MIN} to T_{MAX}	I TE THE	10	00		10	00		10			V/mV
NOISE/HARMONIC PERFORMANCE Input Voltage Noise 0.1 Hz to 10 Hz f = 10 Hz f = 100 Hz f = 1 kHz f = 10 kHz			2 25 21 16 13			2 25 21 16 13			2 25 21 16 13		µV p-p nV/√Hz nV/√Hz nV/√Hz nV/√Hz
Input Current Noise 0.1 Hz to 10 Hz f = 1 kHz			18 0.8			18 0.8			18 0.8		fA p-p fA/√Hz
Harmonic Distortion f = 10 kHz	$R_{L} = 10 \text{ k to } 2.5 \text{ V}$ $V_{O} = 0.25 \text{ V to } 4.75 \text{ V}$		-93			-93			-93		dB
DYNAMIC PERFORMANCE Unity Gain Frequency Full Power Response Slew Rate	V _O p-p = 4.5 V		1.8 210 3			1.8 210 3			1.8 210 3		MHz kHz V/μs
Settling Time to 0.1% to 0.01%	$V_{\rm O} = 0.2 \text{ V to } 4.5 \text{ V}$		1.4 1.8			1.4 1.8			1.4 1.8		μs μs
MATCHING CHARACTERISTICS Initial Offset Max Offset Over Temperature Offset Drift Input Bias Current Crosstalk @ f = 1 kHz f = 100 kHz	$R_L = 5 \text{ k}\Omega$		3 -130 -93	1.0 1.6 20		3 -130 -93	0.5 1.3 10		-130 -93	1.6	mV mV μV/°C pA dB dB
$\begin{array}{c} \text{INPUT CHARACTERISTICS} \\ \text{Common-Mode Voltage Range}^2 \\ \text{T_{MIN} to T_{MAX}} \\ \text{CMRR} \\ \text{T_{MIN} to T_{MAX}} \\ \text{Input Impedance} \end{array}$	$V_{CM} = 0 \text{ V to } +2 \text{ V}$	-0.2 -0.2 66 66	80	4	-0.2 -0.2 69 66	80	4	-0.2 66	80	4	V V dB dB
Differential Common Mode			$\frac{10^{13} 0}{10^{13} 2}$	0.5 2.8		10 ¹³ 0 10 ¹³ 2	0.5 2.8		$10^{13} \ 0 \\ 10^{13} \ 2$		ΩpF ΩpF
OUTPUT CHARACTERISTICS Output Saturation Voltage 3 V _{OL} -V _{EE}	$I_{SINK} = 20 \mu A$		5	7		5	7		5	7	mV
$T_{ m MIN}$ to $T_{ m MAX}$ $V_{ m CC}$ – $V_{ m OH}$	$I_{\text{SOURCE}} = 20 \mu\text{A}$		10	10 14		10	10 14		10	14	mV mV
$T_{ m MIN}$ to $T_{ m MAX}$ $V_{ m OL}$ – $V_{ m EE}$ $T_{ m MIN}$ to $T_{ m MAX}$	I _{SINK} = 2 mA		40	20 55 80		40	20 55 80		40	55	mV mV mV
$rac{ m V_{CC} - m V_{OH}}{ m T_{MIN}}$ to $ m T_{MAX}$	I _{SOURCE} = 2 mA		80	110 160		80	110 160		80	110	mV mV
$V_{ m OL}$ – $V_{ m EE}$ $T_{ m MIN}$ to $T_{ m MAX}$	$I_{SINK} = 15 \text{ mA}$		300 800	500 1000 1500		300 800	500 1000 1500		300 800	500 1500	mV mV
$ m V_{CC} ext{-}V_{OH}$ $ m T_{MIN}$ to $ m T_{MAX}$ Operating Output Current	$I_{\text{SOURCE}} = 15 \text{ mA}$	15	000	1900	15	000	1900	15	000	1000	mV mV mA
T_{MIN} to T_{MAX} Capacitive Load Drive		12	350		12	350			350		mA pF
$\begin{array}{c} \hline \text{POWER SUPPLY} \\ \text{Quiescent Current } T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \text{Power Supply Rejection} \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \end{array}$	V _S + = 5 V to 15 V	70 70	1.24 80	1.6	66 66	1.24 80	1.6	70	1.24 80		mA dB dB

-2-

Parameter	Conditions	Min	AD822A Typ	A Max	Min	AD822B Typ	Max	Min	AD822S Typ	Max	Units
DC PERFORMANCE Initial Offset Max Offset over Temperature	Conditions	141111	0.1 0.5 2	0.8 1.5	171111	0.1 0.5	0.4 1	141111	0.1 0.5	IVICIA	mV mV
$ \begin{array}{c} \text{Offset Drift} \\ \text{Input Bias Current} \\ \text{at } T_{\text{MAX}} \\ \text{Input Offset Current} \end{array} $	$V_{CM} = -5 \text{ V to } 4 \text{ V}$		2 0.5 2	25 5 20		2 2 0.5 2	10 2.5 10		2 2 0.5 2	25	μV/°C pA nA pA
at T _{MAX} Open-Loop Gain	$V_O = -4 \text{ V to } 4 \text{ V}$ $R_L = 100 \text{ k}$	400	0.5 1000		400	0.5 1000		400	1.5 1000		nA V/mV
T _{MIN} to T _{MAX}	$R_{L} = 100 \text{ k}$	400 80	150		400 80	150		80	150		V/mV V/mV
$T_{ ext{MIN}}$ to $T_{ ext{MAX}}$ $T_{ ext{MIN}}$ to $T_{ ext{MAX}}$	$R_L = 1 k$	80 20 10	30		80 20 10	30		20	30		V/mV V/mV V/mV
NOISE/HARMONIC PERFORMANCE Input Voltage Noise											
0.1 Hz to 10 Hz f = 10 Hz f = 100 Hz f = 1 kHz f = 10 kHz			2 25 21 16 13			2 25 21 16 13			2 25 21 16 13		$\begin{array}{c} \mu V \ p-p \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \end{array}$
Input Current Noise 0.1 Hz to 10 Hz f = 1 kHz			18 0.8			18 0.8			18 0.8		fA p <u>-p</u> fA/√Hz
Harmonic Distortion f = 10 kHz	$\begin{aligned} R_L &= 10 \text{ k} \\ V_O &= \pm 4.5 \text{ V} \end{aligned}$		-93			-93			-93		dB
DYNAMIC PERFORMANCE Unity Gain Frequency Full Power Response Slew Rate Settling Time	$V_{\rm O}$ p-p = 9 V		1.9 105 3			1.9 105 3			1.9 105 3		MHz kHz V/μs
to 0.1% to 0.01%	$V_O = 0 \text{ V to } \pm 4.5 \text{ V}$		1.4 1.8			1.4 1.8			1.4 1.8		μs μs
MATCHING CHARACTERISTICS Initial Offset Max Offset Over Temperature Offset Drift			3	1.0 3		3	0.5 2			1.6 2	mV mV μV/°C
Input Bias Current Crosstalk @ f = 1 kHz f = 100 kHz	$R_L = 5 \text{ k}\Omega$		-130 -93	25		-130 -93	10		-130 -93	25	pA dB dB
	$V_{CM} = -5 \text{ V to } +2 \text{ V}$	-5.2 -5.2 66	80	4 4	-5.2 -5.2 69	80	4 4	-5.2 66	80	4	V V dB
T_{MIN} to T_{MAX} Input Impedance Differential	VCIVI G V CG V Z V	66	10 ¹³ 0).5	66	10 ¹³ 0).5		10 ¹³ 0	.5	dB Ω∥pF
Common Mode OUTPUT CHARACTERISTICS			1013 2	2.8		1013 2	2.8		1013 2	.8	Ω∥pF
Output Saturation Voltage 3 $V_{\rm OL}V_{\rm EE}$ $T_{\rm MIN}$ to $T_{\rm MAX}$	$I_{SINK}=20~\mu A$		5	7 10		5	7 10		5	7	mV mV
$V_{ m CC}$ – $V_{ m OH}$ $T_{ m MIN}$ to $T_{ m MAX}$	$I_{SOURCE} = 20 \mu A$		10	14 20		10	14 20		10	14	mV mV
$V_{ m OL} ext{-}V_{ m EE} \ T_{ m MIN}$ to $T_{ m MAX}$ $V_{ m CC} ext{-}V_{ m OH}$	$I_{SINK} = 2 \text{ mA}$ $I_{SOURCE} = 2 \text{ mA}$		40 80	55 80 110		40 80	55 80 110		40 80	55 110	mV mV mV
$ m T_{MIN}$ to $ m T_{MAX}$ $ m V_{OL}$ - $ m V_{EE}$	$I_{SINK} = 15 \text{ mA}$		300	160 500		300	160 500		300	500	mV mV
$T_{ m MIN}$ to $T_{ m MAX}$ $V_{ m CC}$ – $V_{ m OH}$ $T_{ m MIN}$ to $T_{ m MAX}$	$I_{SOURCE} = 15 \text{ mA}$		800	1000 1500 1900		800	1000 1500 1900		800	1500	mV mV mV
Operating Output Current T_{MIN} to T_{MAX} Capacitive Load Drive		15 12	350		15 12	350		15	350		mA mA pF
POWER SUPPLY Quiescent Current T_{MIN} to T_{MAX} Power Supply Rejection T_{MIN} to T_{MAX}	V_{S} + = 5 V to 15 V	70 70	1.3 80	1.6	66 66	1.3	1.6	70	1.3 80		mA dB dB

REV. A -3-

$\label{eq:added} \textbf{AD822-SPECIFICATIONS} \text{ (V}_\text{S} = \pm 15 \text{ volts @ T}_\text{A} = +25 ^{\circ}\text{C}, \text{ V}_\text{CM} = 0 \text{ V}, \text{ V}_\text{OUT} = 0 \text{ V} \text{ unless otherwise noted)}$

Parameter	Conditions	Min	AD822A Typ	A Max	Min A	AD822B Тур	Max	Min	AD822S Typ	Max	Units
DC PERFORMANCE		T	JP			JP			JF		
Initial Offset			0.4	2		0.3	1.5		0.4	2.0	mV
Max Offset over Temperature			0.5	3		0.5	2.5		0.5		mV
Offset Drift			2			2			2		μV/°C
Input Bias Current	$V_{CM} = 0 V$		2	25		2	12		2	25	pA
	$V_{CM} = -10 \text{ V}$		40	_		40			40		pA
at T _{MAX}	$V_{CM} = 0 V$		0.5	5		0.5	2.5		0.5	0.0	nA
Input Offset Current			2 0.5	20		2	12		2	20	pΑ
at T _{MAX} Open-Loop Gain	$V_{O} = +10 \text{ V to } -10 \text{ V}$		0.5			0.5			1.5		nA
Open-Loop Gain	$R_{L} = 100 \text{ k}$	500	2000		500	2000		500	2000		V/mV
T_{MIN} to T_{MAX}	KL = 100 K	500	2000		500	2000		300	2000		V/mV
I MIN CO I MAX	$R_L = 10 \text{ k}$	100	500		100	500		150	400		V/mV
$\mathrm{T_{MIN}}$ to $\mathrm{T_{MAX}}$		100			100						V/mV
	$R_L = 1 k$	30	45		30	45		30	45		V/mV
T_{MIN} to T_{MAX}		20			20						V/mV
NOISE/HARMONIC PERFORMANCE											
Input Voltage Noise											
0.1 Hz to 10 Hz			2			2			2		μV р-р
f = 10 Hz			25			25			25		nV/√Hz
f = 100 Hz			21			21			21		nV/√ Hz
f = 1 kHz			16			16			16		nV/√Hz
f = 10 kHz			13			13			13		nV/√Hz
Input Current Noise											
0.1 Hz to 10 Hz			18			18			18		fA p-p
f = 1 kHz	5 401		0.8			0.8			0.8		fA/√Hz
Harmonic Distortion	$R_{L} = 10 \text{ k}$		0.5			0.5			0.5		JD.
f = 10 kHz	$V_O = \pm 10 \text{ V}$		-85			-85			-85		dB
DYNAMIC PERFORMANCE											
Unity Gain Frequency			1.9			1.9			1.9		MHz
Full Power Response	$V_O p-p = 20 V$		45			45			45		kHz
Slew Rate			3			3			3		V/µs
Settling Time											
to 0.1%	$V_O = 0 \text{ V to } \pm 10 \text{ V}$		4.1			4.1			4.1		μs
to 0.01%			4.5			4.5			4.5		μs
MATCHING CHARACTERISTICS											
Initial Offset				3			2			0.8	mV
Max Offset Over Temperature			0	4		0	2.5			1.0	mV
Offset Drift			3	0.5		3	10			0.5	μV/°C
Input Bias Current	D Flo		120	25		120	12		120	25	pA
Crosstalk @ $f = 1 \text{ kHz}$ f = 100 kHz	$R_L = 5 \text{ k}\Omega$		-130 -93			-130 -93			-130 -93		dB dB
			-93			-93			-93		ub
INPUT CHARACTERISTICS											
Common-Mode Voltage Range ²		-15.2		14	-15.2		14	-15.2		14	V
T_{MIN} to T_{MAX}		-15.2		14	-15.2		14				V
CMRR	$V_{CM} = -15 \text{ V to } 12 \text{ V}$	70	80		74	90		70	90		dB
T _{MIN} to T _{MAX}		70			74						dB
Input Impedance Differential			1013 0	5		1013 0	1.5		1013 0	5	Ω∥pF
Common Mode			$10^{13} \ 2$			$10^{13} \ 2$			$10^{10} \ 0$ $10^{13} \ 2$		Ω pF
			10 2	.0		10 2			10 ~	.0	22 PI
OUTPUT CHARACTERISTICS											
Output Saturation Voltage ³	I 90 4		5	7		E	7		E	7	m17
$V_{ m OL}$ – $V_{ m EE}$	$I_{SINK} = 20 \mu A$		5	7		5	7		5	7	mV
$T_{ ext{MIN}}$ to $T_{ ext{MAX}}$ $V_{ ext{CC}}$ – $V_{ ext{OH}}$	$I_{SOURCE} = 20 \mu A$		10	10 14		10	10 14		10	14	mV mV
T_{MIN} to T_{MAX}	ISOURCE - 20 µA		10	20		10	20		10	14	mV
V _{OL} -V _{EE}	$I_{SINK} = 2 \text{ mA}$		40	55		40	55		40	55	mV
T_{MIN} to T_{MAX}	TOUR WILL		-0	80		10	80		-0		mV
V _{CC} -V _{OH}	$I_{SOURCE} = 2 \text{ mA}$		80	110		80	110		80	110	mV
T _{MIN} to T _{MAX}	300.002			160			160			-	mV
V _{OL} -V _{EE}	$I_{SINK} = 15 \text{ mA}$		300	500		300	500		300	500	mV
T_{MIN} to T_{MAX}				1000			1000				mV
V_{CC} - V_{OH}	$I_{SOURCE} = 15 \text{ mA}$		800	1500		800	1500		800	1500	mV
T_{MIN} to T_{MAX}				1900			1900				mV
Operating Output Current		20			20			20			mA
T _{MIN} to T _{MAX}		15	070		15	0.70			0.50		mA
Capacitive Load Drive			350			350			350		pF
POWER SUPPLY											
Quiescent Current T_{MIN} to T_{MAX}			1.4	1.8		1.4	1.8		1.4		mA
Power Supply Rejection	V_{S} + = 5 V to 15 V	70	80		70	80		70	80		dB
T_{MIN} to T_{MAX}	ĺ	70			70			I			dB

-4-

REV. A

Parameter	Conditions	Min	AD822A-3 V Typ	Max	Units
DC PERFORMANCE Initial Offset Max Offset over Temperature Offset Drift Input Bias Current at T _{MAX} Input Offset Current at T _{MAX} Open-Loop Gain T _{MIN} to T _{MAX} T _{MIN} to T _{MAX}	$V_{CM} = 0 \text{ V to } + 2 \text{ V}$ $V_{O} = 0.2 \text{ V to } 2 \text{ V}$ $R_{L} = 100 \text{ k}$ $R_{L} = 10 \text{ k}$ $R_{L} = 1 \text{ k}$	300 300 60 60 10 8	0.2 0.5 1 2 0.5 2 0.5 2 0.5 1000 150	1 1.5 25 5 20	mV mV µV/°C pA nA pA nA V/mV V/mV V/mV V/mV V/mV V/mV
NOISE/HARMONIC PERFORMANCE Input Voltage Noise 0.1 Hz to 10 Hz f = 10 Hz f = 100 Hz f = 1 kHz f = 10 kHz Input Current Noise 0.1 Hz to 10 Hz f = 1 kHz Harmonic Distortion f = 10 kHz	$\begin{aligned} R_L &= 10 \text{ k to } 1.5 \text{ V} \\ V_O &= \pm 1.25 \text{ V} \end{aligned}$		2 25 21 16 13 18 0.8		μV p-p nV/√ <u>Hz</u> nV/√ <u>Hz</u> nV/√ <u>Hz</u> nV/√Hz fA p-p fA/√Hz
DYNAMIC PERFORMANCE Unity Gain Frequency Full Power Response Slew Rate Settling Time to 0.1% to 0.01%	$V_{\rm O}$ p-p = 2.5 V $V_{\rm O}$ = 0.2 V to 2.5 V		1.5 240 3 1 1.4		MHz kHz V/μs μs μs
MATCHING CHARACTERISTICS Initial Offset Max Offset Over Temperature Offset Drift Input Bias Current Crosstalk @ f = 1 kHz f = 100 kHz	$R_L = 5 \text{ k}\Omega$		2 -130 -93	1 2 10	mV mV μV/°C pA dB dB
$ \begin{array}{c} \text{INPUT CHARACTERISTICS} \\ \text{Common-Mode Voltage Range}^2 \\ \text{T_{MIN} to T_{MAX}} \\ \text{CMRR} \\ \text{T_{MIN} to T_{MAX}} \\ \text{Input Impedance} \\ \text{Differential} \\ \text{Common Mode} \\ \end{array} $	$V_{\rm CM} = 0 \text{ V to } + 1 \text{ V}$	-0.2 -0.2 60 60	74 $10^{13} 0.5$ $10^{13} 2.8$	2 2	V V dB dB Ω pF Ω pF
OUTPUT CHARACTERISTICS Output Saturation Voltage³ $V_{OL}-V_{EE}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{CC}-V_{OH}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{OL}-V_{EE}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{CC}-V_{OH}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{OL}-V_{EE}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{OL}-V_{EE}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{CC}-V_{OH}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{CC}-V_{OH}$ $T_{MIN} \text{ to } T_{MAX}$ $Operating Output Current$ $T_{MIN} \text{ to } T_{MAX}$ $Capacitive Load Drive$	$I_{SINK} = 20 \ \mu A$ $I_{SOURCE} = 20 \ \mu A$ $I_{SINK} = 2 \ mA$ $I_{SOURCE} = 2 \ mA$ $I_{SINK} = 10 \ mA$ $I_{SOURCE} = 10 \ mA$	15 12	5 10 40 80 200 500	7 10 14 20 55 80 110 160 400 400 1000	mV mV mV mV mV mV mV mV mV mV mV mA mA
$\begin{array}{c} \text{POWER SUPPLY} \\ \text{Quiescent Current } T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \text{Power Supply Rejection} \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \end{array}$	V_{S} + = 3 V to 15 V	70 70	1.24 80	1.6	mA dB dB

REV. A -5-

AD822-SPECIFICATIONS

NOTES

¹See standard military drawing for 883B specifications.

²This is a functional specification. Amplifier bandwidth decreases when the input common-mode voltage is driven in the range (+V_S - 1 V) to +V_S.

Common-mode error voltage is typically less than 5 mV with the common-mode voltage set at 1 volt below the positive supply.

 $^{3}V_{OL}$ – V_{EE} is defined as the difference between the lowest possible output voltage (V_{OL}) and the minus voltage supply rail (V_{EE}).

 V_{CC} - V_{OH} is defined as the difference between the highest possible output voltage (V_{OH}) and the positive supply voltage (V_{CC}).

Specifications subject to change without notice.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD822 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ABSOLUTE MAXIMUM RATINGS¹ **Internal Power Dissipation** Plastic DIP (N) Observe Derating Curves Cerdip (Q) Observe Derating Curves SOIC (R) Observe Derating Curves Input Voltage $\dots (+V_S + 0.2 \text{ V})$ to $-(20 \text{ V} + V_S)$ Output Short Circuit Duration Indefinite Differential Input Voltage±30 V Storage Temperature Range (N)-65°C to +125°C Storage Temperature Range (Q)-65°C to +150°C Storage Temperature Range (R)-65°C to +150°C **Operating Temperature Range** AD822A/B -40°C to +85°C Lead Temperature Range (Soldering 60 sec) +260°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²8-Pin Plastic DIP Package: $\theta_{JA} = 90^{\circ}$ C/Watt

8-Pin Cerdip Package: $\theta_{JA} = 110^{\circ}\text{C/Watt}$

8-Pin SOIC Package: $\theta_{JA} = 160^{\circ}$ C/Watt

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD822 is limited by the associated rise in junction temperature. For plastic packages, the maximum safe junction temperature is 145° C. For the cerdip packages, the maximum junction temperature is 175° C. If these maximums are exceeded momentarily, proper circuit

operation will be restored as soon as the die temperature is reduced. Leaving the device in the "overheated" condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the derating curves shown in Figure 24.

While the AD822 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. With power supplies ± 12 volts (or less) at an ambient temperature of +25°C or less, if the output node is shorted to a supply rail, then the amplifier will not be destroyed, even if this condition persists for an extended period.

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD822AN	-40°C to +85°C	8-Pin Plastic Mini-DIP	N-8
AD822BN	-40°C to +85°C	8-Pin Plastic Mini-DIP	N-8
AD822AR	-40°C to +85°C	8-Pin SOIC	R-8
AD822BR	-40°C to +85°C	8-Pin SOIC	R-8
AD822AR-3V	-40°C to +85°C	8-Pin SOIC	R-8
AD822AN-3V	-40°C to +85°C	8-Pin Plastic Mini-DIP	N-8
AD822A Chips	-40°C to +85°C	Die	
Standard Military			
Drawing ²	-55°C to +125°C	8-Pin Cerdip	Q-8


NOTES

¹Spice model is available on ADI Model Disc.

²Contact factory for availability.

METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. Dimensions shown in inches and (mm).



NOTE: BACK OF DIE IS AT +VS POTENTIAL.

Typical Characteristics-AD822





Figure 1. Typical Distribution of Offset Voltage (390 Units)



 $V_S = +5 \ V$, 0 V and $V_S = \pm 5 \ V$




Figure 2. Typical Distribution of Offset Voltage Drift (100 Units)




Figure 5. Input Bias Current vs. Common-Mode Voltage; $V_S = \pm 15 \ V$




Figure 3. Typical Distribution of Input Bias Current (213 Units)




Figure 6. Input Bias Current vs. Temperature; $V_S = 5 V_r$ $V_{CM} = 0$

REV. A -7-

AD822-Typical Characteristics




Figure 7. Open-Loop Gain vs. Load Resistance




Figure 8. Open-Loop Gain vs. Temperature




Figure 9. Input Error Voltage vs. Output Voltage for Resistive Loads




Figure 10. Input Error Voltage with Output Voltage within 300 mV of Either Supply Rail for Various Resistive Loads; $V_S = \pm 5 \text{ V}$




Figure 11. Input Voltage Noise vs. Frequency




Figure 12. Total Harmonic Distortion vs. Frequency

-8- REV. A




Figure 13. Open-Loop Gain and Phase Margin vs. Frequency




Figure 14. Output Impedance vs. Frequency




Figure 15. Output Swing and Error vs. Settling Time




Figure 16. Common-Mode Rejection vs. Frequency




Figure 17. Absolute Common-Mode Error vs. Common-Mode Voltage from Supply Rails ($V_S - V_{CM}$)




Figure 18. Output Saturation Voltage vs. Load Current

REV. A -9-

AD822-Typical Characteristics




Figure 19. Output Saturation Voltage vs. Temperature




Figure 20. Short Circuit Current Limit vs. Temperature




Figure 21. Quiescent Current vs. Supply Voltage vs. Temperature




Figure 22. Power Supply Rejection vs. Frequency




Figure 23. Large Signal Frequency Response




Figure 24. Maximum Power Dissipation vs. Temperature for Plastic and Hermetic Packages

-10- REV. A




Figure 25. Crosstalk vs. Frequency




Figure 26. Unity-Gain Follower




Figure 27. 20 V p-p, 25 kHz Sine Wave Input; Unity Gain Follower; R_L = 600 Ω , V_S = \pm 15 V




Figure 28. Crosstalk Test Circuit




Figure 29. Large Signal Response Unity Gain Follower; $V_S = \pm 15~V,~R_L = 10~k\Omega$




Figure 30. Small Signal Response Unity Gain Follower; $V_S=\pm 15~V,~R_L=10~k\Omega$

REV. A -11-




Figure 31. $V_S = +5 \text{ V}$, 0 V; Unity Gain Follower Response to 0 V to 4 V Step




Figure 34. $V_S = +5 V$, 0 V; Unity Gain Follower Response to 0 V to 5 V Step




Figure 32. Unity Gain Follower




Figure 35. V_S = +5 V, 0 V; Unity Gain Follower Response, to 40 mV Step Centered 40 mV Above Ground, R_L = 10 $k\Omega$




Figure 33. Gain of Two Inverter




Figure 36. V_S = +5 V, 0 V; Gain of Two Inverter Response to 20 mV Step, Centered 20 mV Below Ground, R_L = 10 $k\Omega$

-12- REV. A




Figure 37. V_S = +5 V, 0 V; Gain of Two Inverter Response to 2.5 V Step Centered –1.25 V Below Ground, R_L = 10 k Ω




Figure 38. V_S = 3 V, 0 V; Gain of Two Inverter, V_{IN} = 1.25 V, 25 kHz, Sine Wave Centered at –0.75 V, R_L = 600 Ω

APPLICATION NOTES INPUT CHARACTERISTICS

In the AD822, n-channel JFETs are used to provide a low offset, low noise, high impedance input stage. Minimum input common-mode voltage extends from 0.2 V below $-V_S$ to 1 V less than $+V_S$. Driving the input voltage closer to the positive rail will cause a loss of amplifier bandwidth (as can be seen by comparing the large signal responses shown in Figures 31 and 34) and increased common-mode voltage error as illustrated in Figure 17.

The AD822 does not exhibit phase reversal for input voltages up to and including $+V_S$. Figure 39a shows the response of an AD822 voltage follower to a 0 V to +5 V $(+V_S)$ square wave input. The input and output arc superimposed. The output tracks the input up to $+V_S$ without phase reversal. The reduced bandwidth above a 4 V input causes the rounding of the output wave form. For input voltages greater than $+V_S$, a resistor in series with the AD822's noninverting input will prevent phase reversal, at the expense of greater input voltage noise. This is illustrated in Figure 39b.




Figure 39. (a) Response with R_P = 0; V_{IN} from 0 to + V_S (b) V_{IN} = 0 to + V_S + 200 mV V_{OUT} = 0 to + V_S R_P = 49.9 k Ω

Since the input stage uses n-channel JFETs, input current during normal operation is negative; the current flows out from the input terminals. If the input voltage is driven more positive than $+V_{\rm S}-0.4$ V, the input current will reverse direction as internal device junctions become forward biased. This is illustrated in Figure 4.

A current limiting resistor should be used in series with the input of the AD822 if there is a possibility of the input voltage exceeding the positive supply by more than 300 mV, or if an input voltage will be applied to the AD822 when $\pm V_S=0$. The amplifier will be damaged if left in that condition for more than 10 seconds. A 1 $k\Omega$ resistor allows the amplifier to withstand up to 10 volts of continuous overvoltage, and increases the input voltage noise by a negligible amount.

Input voltages less than $-V_{\rm S}$ are a completely different story. The amplifier can safely withstand input voltages 20 volts below the minus supply voltage as long as the total voltage from the positive supply to the input terminal is less than 36 volts. In addition, the input stage typically maintains picoamp level input currents across that input voltage range.

REV. A -13-

AD822

The AD822 is designed for 13 nV/ $\overline{\text{Hz}}$ wideband input voltage noise and maintains low noise performance to low frequencies (refer to Figure 11). This noise performance, along with the AD822's low input current and current noise means that the AD822 contributes negligible noise for applications with source resistances greater than 10 k Ω and signal bandwidths greater than 1 kHz. This is illustrated in Figure 40.




Figure 40. Total Noise vs. Source Impedance

OUTPUT CHARACTERISTICS

The AD822 s unique bipolar rail-to-rail output stage swings within 5 mV of the minus supply and 10 mV of the positive supply with no external resistive load. The AD822's approximate output saturation resistance is $40~\Omega$ sourcing and $20~\Omega$ sinking. This can be used to estimate output saturation voltage when driving heavier current loads. For instance, when sourcing 5 mA, the saturation voltage to the positive supply rail will be 200 mV, when sinking 5 mA, the saturation voltage to the minus rail will be 100 mV.

The amplifier's open-loop gain characteristic will change as a function of resistive load, as shown in Figures 7 through 10. For load resistances over 20 k Ω , the AD822's input error voltage is virtually unchanged until the output voltage is driven to 180 mV of either supply.

If the AD822's output is overdriven so as to saturate either of the output devices, the amplifier will recover within 2 μs of its input returning to the amplifier's linear operating region.

Direct capacitive loads will interact with the amplifier's effective output impedance to form an additional pole in the amplifier's feedback loop, which can cause excessive peaking on the pulse response or loss of stability. Worst case is when the amplifier is used as a unity gain follower. Figure 41 shows the AD822's pulse response as a unity gain follower driving 350 pF. This amount of overshoot indicates approximately 20 degrees of phase margin—the system is stable, but is nearing the edge. Configurations with less loop gain, and as a result less loop bandwidth, will be much less sensitive to capacitance load effects. Figure 42 is a plot of capacitive load that will result in a 20 degree phase margin versus noise gain for the AD822. Noise gain is the inverse of the feedback attenuation factor provided by the feedback network in use.




Figure 41. Small Signal Response of AD822 as Unity Gain Follower Driving 350 pF Capacitive Load




Figure 42. Capacitive Load Tolerance vs. Noise Gain Figure 43 shows a method for extending capacitance load drive capability for a unity gain follower. With these component values, the circuit will drive 5,000 pF with a 10% overshoot.




Figure 43. Extending Unity Gain Follower Capacitive Load Capability Beyond 350 pF

-14- REV. A

AD822

APPLICATIONS

Single Supply Voltage-to-Frequency Converter

The circuit shown in Figure 44 uses the AD822 to drive a low power timer, which produces a stable pulse of width t_1 . The positive going output pulse is integrated by R1-C1 and used as one input to the AD822, which is connected as a differential integrator. The other input (nonloading) is the unknown voltage, $V_{\rm IN}$. The AD822 output drives the timer trigger input, closing the overall feedback loop.




Figure 44. Single Supply Voltage-to-Frequency Converter

Typical AD822 bias currents of 2 pA allow megaohm-range source impedances with negligible dc errors. Linearity errors on the order of 0.01% full scale can be achieved with this circuit. This performance is obtained with a 5 volt single supply which delivers less than 1 mA to the entire circuit.

Single Supply Programmable Gain Instrumentation Amplifier The AD822 can be configured as a single supply instrumentation amplifier that is able to operate from single supplies down to 3 V, or dual supplies up to ± 15 V. Using only one AD822 rather than three separate op amps, this circuit is cost and power efficient. AD822 FET inputs' 2 pA bias currents minimize offset errors caused by high unbalanced source impedances.

An array of precision thin-film resistors sets the in amp gain to be either 10 or 100. These resistors are laser-trimmed to ratio match to 0.01%, and have a maximum differential TC of 5 ppm/ $^{\circ}$ C.

Table I. AD822 In Amp Performance

Parameters	$V_S = 3 V, 0 V$	$V_S = \pm 5 V$
CMRR	74 dB	80 dB
Common-Mode		
Voltage Range	-0.2 V to +2 V	-5.2 V to +4 V
3 dB BW, G = 10	180 kHz	180 kHz
G = 100	18 kHz	18 kHz
t _{SETTLING}		
2 V Step $(V_S = 0 V, 3 V)$	2 μs	
$5 \text{ V } (V_S = \pm 5 \text{ V})$		5 μs
Noise @ $f = 1 \text{ kHz}$, $G = 10$	270 nV/√Hz	270 nV/√Hz
G = 100	2.2 μV/√ Hz	2.2 μV/√ Hz
I _{SUPPLY} (Total)	1.10 mA	1.15 mA




Figure 45a. Pulse Response of In Amp to a 500 mV p-p Input Signal; $V_S = +5 V$, 0 V; Gain = 10




Figure 45b. A Single Supply Programmable Instrumentation Amplifier

REV. A -15-




Figure 46. 3 Volt Single Supply Stereo Headphone Driver

3 Volt, Single Supply Stereo Headphone Driver

The AD822 exhibits good current drive and THD+N performance, even at 3 V single supplies. At 1 kHz, total harmonic distortion plus noise (THD+N) equals -62 dB (0.079%) for a 300 mV p-p output signal. This is comparable to other single supply op amps which consume more power and cannot run on 3 V power supplies.

In Figure 46, each channel s input signal is coupled via a 1 μF Mylar capacitor. Resistor dividers set the dc voltage at the non-inverting inputs so that the output voltage is midway between the power supplies (+1.5 V). The gain is 1.5. Each half of the AD822 can then be used to drive a headphone channel. A 5 Hz high-pass filter is realized by the 500 μF capacitors and the headphones, which can be modeled as 32 ohm load resistors to ground. This ensures that all signals in the audio frequency range (20 Hz–20 kHz) are delivered to the headphones.

Low Dropout Bipolar Bridge Driver

The AD822 can be used for driving a 350 ohm Wheatstone bridge. Figure 47 shows one half of the AD822 being used to buffer the AD589—a 1.235 V low power reference. The output of +4.5 V can be used to drive an A/D converter front end. The other half of the AD822 is configured as a unity-gain inverter, and generates the other bridge input of –4.5 V. Resistors R1 and R2 provide a constant current for bridge excitation. The AD620 low power instrumentation amplifier is used to condition the differential output voltage of the bridge. The gain of the AD620 is programmed using an external resistor $R_{\rm G}$, and determined by:

$$G = \frac{49.4 \ k\Omega}{R_G} + 1$$






Figure 47. Low Dropout Bipolar Bridge Driver

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





REV. A