

Single Supply, Rail-to-Rail Low Power, FET-Input Op Amp

AD824

FEATURES

Single Supply Operation: 3 V to 30 V Very Low Input Bias Current: 2 pA

Wide Input Voltage Range Rail-to-Rail Output Swing

Low Supply Current: 500 μA/Amp

Wide Bandwidth: 2 MHz Slew Rate: 2 V/μs No Phase Reversal

APPLICATIONS

Photo Diode Preamplifier
Battery Powered Instrumentation
Power Supply Control and Protection
Medical Instrumentation
Remote Sensors
Low Voltage Strain Gage Amplifiers
DAC Output Amplifier

GENERAL DESCRIPTION

The AD824 is a quad, FET input, single supply amplifier, featuring rail-to-rail outputs. The combination of FET inputs and rail-to-rail outputs makes the AD824 useful in a wide variety of low voltage applications where low input current is a primary consideration.

The AD824 is guaranteed to operate from a $3\,\mathrm{V}$ single supply up to ± 15 volt dual supplies.


Fabricated on ADI's complementary bipolar process, the AD824 has a unique input stage that allows the input voltage to safely extend beyond the negative supply and to the positive supply without any phase inversion or latchup. The output voltage swings to within 15 millivolts of the supplies. Capacitive loads to 350 pF can be handled without oscillation.

The FET input combined with laser trimming provides an input that has extremely low bias currents with guaranteed offsets below 300 μV . This enables high accuracy designs even with high source impedances. Precision is combined with low noise, making the AD824 ideal for use in battery powered medical equipment.

PIN CONFIGURATIONS

14-Lead Epoxy DIP 14-Lead Epoxy SO (N Suffix) (R Suffix) OUT A 1 14 OUT D OUT D -IN D -IN D 2 13 +IN A 3 12 +IN D 12 +IN D 3 AD824 4 AD824 11 ۷÷ 4 11 TOP VIEW +INB 5 10 +IN C (Not to Scale) +INB 5 10 +IN C -INB 6 9 -IN C 9 -INB 6 -IN C OUT B 7 OUT C OUTB 7 8 OUT C TOP VIEW

16-Lead Epoxy SO (R Suffix)



Applications for the AD824 include portable medical equipment, photo diode preamplifiers and high impedance transducer amplifiers.

The ability of the output to swing rail-to-rail enables designers to build multistage filters in single supply systems and maintain high signal-to-noise ratios.

The AD824 is specified over the extended industrial (-40°C to +85°C) temperature range and is available in 14-pin DIP and narrow 14-pin and 16-pin SO packages.

AD824—SPECIFICATIONS

ELECTRICAL SPECIFICATIONS (@ $V_S = +5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $V_{OUT} = 0.2 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage AD824A	Vos			0.1	1.0	mV
Offset Voltage AD824B		$T_{ m MIN}$ to $T_{ m MAX}$			1.5 300	mV
Oliset voltage AD824B	Vos	T _{MIN} to T _{MAX}			900	μV μV
Input Bias Current	I_B	1 MIN to 1 MAX		2	12	pΑ
input Bias Carrent	-B	T_{MIN} to T_{MAX}		300	4000	pA
Input Offset Current	I _{OS}	MILL MILL		2	10	pA
		T_{MIN} to T_{MAX}		300		pA
Input Voltage Range			-0.2		3.0	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V} \text{ to } 2 \text{ V}$	66	80		dB
		$V_{CM} = 0 V \text{ to } 3 V$	60	74		dB
T . T . 1		T_{MIN} to T_{MAX}	60	1013 2.2		dB
Input Impedance	_	V = 0.2 V to 4.0 V		$10^{13} \ 3.3$		$\Omega \ pF$
Large Signal Voltage Gain	A _{VO}	$V_{O} = 0.2 \text{ V to } 4.0 \text{ V}$ $R_{L} = 2 \text{ k}\Omega$	20	40		V/mV
		$R_{\rm L} = 2 \text{ k}\Omega$ $R_{\rm L} = 10 \text{ k}\Omega$	50	100		V/mV
		$R_L = 100 \text{ k}\Omega$	250	1000		V/mV
		T_{MIN} to T_{MAX} , $R_L = 100 \text{ k}\Omega$	180	400		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	I MIN to I MAX, IL TOO KEE	100	2		μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	Ι = 20 μΔ	4.975	4.988		V
Output Voltage High	VOH	$I_{SOURCE} = 20 \mu A$ T_{MIN} to T_{MAX}	4.97	4.985		V
		$I_{\text{SOURCE}} = 2.5 \text{ mA}$	4.80	4.85		V
		T _{MIN} to T _{MAX}	4.75	4.82		v
Output Voltage Low	V _{OL}	$I_{SINK} = 20 \mu\text{A}$	1113	15	25	mV
	OL OL	T_{MIN} to T_{MAX}		20	30	mV
		$I_{SINK} = 2.5 \text{ mA}$		120	150	mV
		T_{MIN} to T_{MAX}		140	200	mV
Short Circuit Limit	I_{SC}	Sink/Source		±12		mA
		T_{MIN} to T_{MAX}		±10		mA
Open-Loop Impedance	Z _{OUT}	$f = 1 \text{ MHz}, A_V = 1$		100		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to } 12 \text{ V}$	70	80		dB
		T_{MIN} to T_{MAX}	66			dB
Supply Current/Amplifier	I _{SY}	$T_{ m MIN}$ to $T_{ m MAX}$		500	600	μΑ
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_{L} = 10 \text{ k}\Omega, A_{V} = 1$		2		V/µs
Full-Power Bandwidth	BW_P	1% Distortion, V _O = 4 V p-p		150		kHz
Settling Time	t _S	$V_{OUT} = 0.2 \text{ V to } 4.5 \text{ V}, \text{ to } 0.01\%$		2.5		μs
Gain Bandwidth Product	GBP			2		MHz
Phase Margin	фо	No Load		50		Degrees
Channel Separation	CS	$f = 1 \text{ kHz}, R_L = 2 \text{ k}\Omega$		-123		dB
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		2		μV p-p
Voltage Noise Density	e _n	f = 1 kHz		16		nV/\sqrt{Hz}
Current Noise Density	i _n	f = 1 kHz		0.8		fA/\sqrt{Hz}
Total Harmonic Distortion	THD	$f = 10 \text{ kHz}, R_L = 0, A_V = +1$	1	0.005		%

-2- REV. A

ELECTRICAL SPECIFICATIONS (@ $V_S = \pm 15.0 \text{ V}$, $V_{OUT} = 0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage AD824A	V_{OS}			0.5	2.5	mV
		T_{MIN} to T_{MAX}		0.6	4.0	mV
Offset Voltage AD824B	V_{OS}			0.5	1.5	mV
		T_{MIN} to T_{MAX}		0.6	2.5	mV
Input Bias Current	I_B	$V_{CM} = 0 V$		4	35	pA
		T_{MIN} to T_{MAX}		500	4000	pA
Input Bias Current	${ m I_B}$	$V_{CM} = -10 \text{ V}$		25		pΑ
Input Offset Current	I_{OS}			3	20	pΑ
		T_{MIN} to T_{MAX}		500		pΑ
Input Voltage Range			-15		13	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -15 \text{ V} \text{ to } 13 \text{ V}$	70	80		dB
		$T_{ m MIN}$ to $T_{ m MAX}$	66	1211		dB
Input Impedance				$10^{13} \ 3.3$		$\Omega \ pF$
Large Signal Voltage Gain	$A_{ m VO}$	Vo = -10 V to +10 V;		= 0		**/ **
		$R_L = 2 k\Omega$	12	50		V/mV
		$R_L = 10 \text{ k}\Omega$	50	200		V/mV
		$R_L = 100 \text{ k}\Omega$	300	2000		V/mV
Off A Male Diff	A 3.7 / A 7TC	T_{MIN} to T_{MAX} , $R_L = 100 \text{ k}\Omega$	200	1000		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			2		μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_{SOURCE} = 20 \mu A$	14.975	14.988		V
		T_{MIN} to T_{MAX}	14.970	14.985		V
		$I_{SOURCE} = 2.5 \text{ mA}$	14.80	14.85		V
		T_{MIN} to T_{MAX}	14.75	14.82		V
Output Voltage Low	V_{OL}	$I_{SINK} = 20 \mu A$		-14.985	-14.975	V
		T_{MIN} to T_{MAX}		-14.98	-14.97	V
		$I_{SINK} = 2.5 \text{ mA}$		-14.88	-14.85	V
	_	T_{MIN} to T_{MAX}		-14.86	-14.8	V .
Short Circuit Limit	\underline{I}_{SC}	Sink/Source, T_{MIN} to T_{MAX}	± 8	±20		mA
Open-Loop Impedance	Z _{OUT}	$f = 1 \text{ MHz}, A_V = 1$		100		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to } 15 \text{ V}$	70	80		dB
		T_{MIN} to T_{MAX}	68			dB
Supply Current/Amplifier	I_{SY}	$V_O = 0 V$		560	625	μΑ
		$T_{ m MIN}$ to $T_{ m MAX}$			675	μΑ
DYNAMIC PERFORMANCE			<u> </u>	<u></u>		
Slew Rate	SR	$R_{L} = 10 \text{ k}\Omega, A_{V} = 1$		2		V/µs
Full-Power Bandwidth	BW_P	1% Distortion, $V_0 = 20 \text{ V p-p}$		33		kHz
Settling Time	t _S	$V_{OUT} = 0 \text{ V to } 10 \text{ V, to } 0.01\%$		6		μs
Gain Bandwidth Product	GBP	1001		2		MHz
Phase Margin	фо			50		Degrees
Channel Separation	CS	$f = 1 \text{ kHz}, R_L = 2 \text{ k}\Omega$		-123		dB
NOISE PERFORMANCE						
Voltage Noise	e n-n	0.1 Hz to 10 Hz		2		μV p-p
Voltage Noise Density	e _n p-p	f = 1 kHz		16		μν p <u>-p</u> nV/√Hz
Current Noise Density	e _n	f = 1 kHz		1.1		fA/\sqrt{Hz}
Total Harmonic Distortion	i _n THD	$f = 10 \text{ kHz}, V_0 = 3 \text{ V rms},$		1.1		173/ VIIZ
Total Harmonic Distortion	1111	$R_L = 10 \text{ k}\Omega$		0.005		%
		17 - 10 M2		0.003		70

REV. A -3-

AD824—SPECIFICATIONS

$\textbf{ELECTRICAL SPECIFICATIONS} \quad (@V_S = +3.0 \text{ V}, V_{CM} = 0 \text{ V}, V_{OUT} = 0.2 \text{ V}, T_A = +25^{\circ}\text{C unless otherwise noted})$

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS Offset Voltage AD824A -3 V	V _{os}	T to T		0.2	1.0 1.5	mV mV
Input Bias Current	$I_{\rm B}$	T _{MIN} to T _{MAX}		2	12	pA
Input Offset Current	I _{OS}	T_{MIN} to T_{MAX}		250 2	4000 10	pA pA
Input Voltage Range		T_{MIN} to T_{MAX}	0	250	1	pA V
Common-Mode Rejection Ratio Input Impedance	CMRR	$V_{CM} = 0 \text{ V to } 1 \text{ V}$ $T_{MIN} \text{ to } T_{MAX}$	58 56	74 $10^{13} \ 3.3$		dB dB Ω∥pF
Large Signal Voltage Gain	A _{VO}	$V_0 = 0.2 \text{ V to } 2.0 \text{ V}$				
		$ R_{L} = 2 k\Omega $ $ R_{L} = 10 k\Omega $ $ R_{L} = 100 k\Omega $	10 30 180	20 65 500		V/mV V/mV V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	T_{MIN} to T_{MAX} , $R_L = 100 \text{ k}\Omega$	90	250 2		V/mV μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$I_{SOURCE} = 20 \mu A$ T_{MIN} to T_{MAX} $I_{SOURCE} = 2.5 \text{ mA}$	2.975 2.97 2.8	2.988 2.985 2.85		V V V
Output Voltage Low	V _{OL}	T_{MIN} to T_{MAX} $I_{SINK} = 20 \mu A$ T_{MIN} to T_{MAX} $I_{SINK} = 2.5 \text{ mA}$	2.75	2.82 15 20 120	25 30 150	V mV mV mV
Short Circuit Limit Short Circuit Limit Open-Loop Impedance	$egin{array}{c} I_{SC} \ I_{SC} \ Z_{OUT} \end{array}$	T_{MIN} to T_{MAX} Sink/Source Sink/Source, T_{MIN} to T_{MAX} $f = 1$ MHz, $A_V = 1$		140 ±8 ±6 100	200	mV mA mA Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to } 12 \text{ V},$ $T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	70 66	500	600	dB dB
Supply Current/Amplifier DYNAMIC PERFORMANCE	I _{SY}	$V_O = 0.2 \text{ V}, T_{MIN} \text{ to } T_{MAX}$		500	600	μΑ
Slew Rate Full-Power Bandwidth Settling Time Gain Bandwidth Product Phase Margin	SR BW _P t _S GBP	$R_{L} = 10 \text{ k}\Omega, A_{V} = 1$ 1% Distortion, $V_{O} = 2 \text{ V p-p}$ $V_{OUT} = 0.2 \text{ V to } 2.5 \text{ V}, \text{ to } 0.01\%$		2 300 2 2 50		V/µs kHz µs MHz
Channel Separation	φο CS	$f = 1 \text{ kHz}, R_L = 2 \text{ k}\Omega$		-123		Degrees dB
NOISE PERFORMANCE Voltage Noise Voltage Noise Density Current Noise Density Total Harmonic Distortion	e _n p-p e _n i _n THD	0.1 Hz to 10 Hz f = 1 kHz $f = 10 \text{ kHz}, R_{L} = 0, A_{V} = +1$		2 16 0.8 0.01		$\begin{array}{c} \mu V \ p-p \\ nV/\sqrt{Hz} \\ fA/\sqrt{Hz} \\ \% \end{array}$

-4- REV. A

WAFER TEST LIMITS (@ $V_S = +5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	V _{os}		1.0	mV max
Input Bias Current	I_{B}		12	pA max
Input Offset Current	I_{OS}		20	pA
Input Voltage Range	V_{CM}		-0.2 to 3.0	V min
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to } 2 \text{ V}$	66	dB min
Power Supply Rejection Ratio	PSRR	V = + 2.7 V to +12 V	70	μV/V
Large Signal Voltage Gain	A _{VO}	$R_L = 2 k\Omega$	15	V/mV min
Output Voltage High	V_{OH}	$I_{\text{SOURCE}} = 20 \mu\text{A}$	4.975	V min
Output Voltage Low	V_{OL}	$I_{SINK} = 20 \mu A$	25	mV max
Supply Current/Amplifier	I_{SY}	$V_O = 0 V, R_L = \infty$	600	μA max

NOTE

Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS¹

1200201211111111111111
Supply Voltage
Input Voltage
Differential Input Voltage ±30 V
Output Short Circuit Duration to GND Indefinite
Storage Temperature Range
N, R Package65°C to +150°C
Operating Temperature Range
AD824A, B40°C to +85°C
Junction Temperature Range
N, R Package65°C to +150°C
Lead Temperature Range (Soldering, 60 sec) +300°C


Package Type	θ_{JA}^{2}	θ_{JC}	Units
14-Pin Plastic DIP (N)	76	33	°C/W
14-Pin SOIC (R)	120	36	°C/W
16-Pin SOIC (R)	92	27	°C/W

NOTES

ORDERING GUIDE

Model	Temperature Range	Package Option
AD824AN AD824BN	-40°C to +85°C -40°C to +85°C	14-Pin Plastic DIP
AD824AR	-40°C to +85°C	14-Pin SOIC
AD824AR-3V AD824AN-3V	-40°C to +85°C -40°C to +85°C	14-Pin SOIC 14-Pin Plastic DIP
AD824AR-14 AD824AR-14-3V	-40°C to +85°C -40°C to +85°C	14-Pin SOIC 14-Pin SOIC
AD824AR-16	-40°C to +85°C	16-Pin SOIC
AD824AChips	+25°C	DICE

DICE CHARACTERISTICS



AD824 Die Size 0.70 X 0.130 inch, 9,100 sq. mils. Substrate (Die Backside) Is Connected to V+. Transistor Count, 143.




Figure 1. Simplified Schematic of 1/4 AD824

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD824 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. A -5-

¹Absolute maximum ratings apply to both DICE and packaged parts unless otherwise noted.

 $^{^2\}theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP packages; θ_{JA} is specified for device soldered in circuit board for SOIC package.

AD824-Typical Characteristics







Figure 2. Open-Loop Gain/Phase and Small Signal Response, $V_S = \pm 15 \text{ V}$, No Load







Figure 3. Open-Loop Gain/Phase and Small Signal Response, $V_S = \pm 15$ V, $C_L = 100$ pF







Figure 4. Open-Loop Gain/Phase and Small Signal Response, $V_S = +5 V$, No Load







Figure 5. Open-Loop Gain/Phase and Small Signal Response, $V_S = +5 \text{ V}$, $C_L = 220 \text{ pF}$







Figure 6. Open-Loop Gain/Phase and Small Signal Response, $V_S = +3 V$, No Load







Figure 7. Open-Loop Gain/Phase and Small Signal Response, $V_S = +3~V,~C_L = 220~pF$






Figure 8. Slew Rate, $R_L = 10k$




Figure 9. Phase Reversal with Inputs Exceeding Supply by 1 Volt




Figure 10. Output Voltage to Supply Rail vs. Sink and Source Load Currents

REV. A -7-

AD824—Typical Characteristics




Figure 11. Voltage Noise Density




Figure 12. Total Harmonic Distortion




Figure 13. Input Offset Distribution, $V_S = 5$, 0




Figure 14. TC V_{OS} Distribution, $-55^{\circ}C$ to $+125^{\circ}C$, $V_S = 5$, 0




Figure 15. Input Offset Current vs. Temperature




Figure 16. Input Bias Current vs. Temperature

–8– REV. A




Figure 17. Common-Mode Rejection vs. Frequency




Figure 18. THD vs. Frequency, 3 V rms




Figure 19. Open-Loop Gain and Phase vs. Frequency




Figure 20. Input Voltage Noise Spectral Density vs. Frequency




Figure 21. Power Supply Rejection vs. Frequency




Figure 22. Large Signal Frequency Response

REV. A -9-




Figure 23. Crosstalk vs. Frequency




Figure 24. Output Impedance vs. Frequency, Gain = +1




Figure 25. Small Signal Response, Unity Gain Follower, $10k\|100$ pF Load




Figure 26. Large Signal Response




Figure 27. Supply Current vs. Temperature




Figure 28. Output Saturation Voltage

-10- REV. A

APPLICATION NOTES INPUT CHARACTERISTICS

In the AD824, n-channel JFETs are used to provide a low offset, low noise, high impedance input stage. Minimum input common-mode voltage extends from 0.2 V below $-V_S$ to 1 V less than $+V_S$. Driving the input voltage closer to the positive rail will cause a loss of amplifier bandwidth.

The AD824 does not exhibit phase reversal for input voltages up to and including $+V_S$. Figure 29a shows the response of an AD824 voltage follower to a 0 V to +5 V ($+V_S$) square wave input. The input and output are superimposed. The output tracks the input up to $+V_S$ without phase reversal. The reduced bandwidth above a 4 V input causes the rounding of the output wave form. For input voltages greater than $+V_S$, a resistor in series with the AD824's noninverting input will prevent phase reversal at the expense of greater input voltage noise. This is illustrated in Figure 29b.




Figure 29. (a) Response with $R_P = 0$; V_{IN} from 0 to $+V_S$ (b) $V_{IN} = 0$ to $+V_S + 200$ m V $V_{OUT} = 0$ to $+V_S$ $R_P = 49.9 \text{ k}\Omega$

Since the input stage uses n-channel JFETs, input current during normal operation is positive; the current flows out from the input terminals. If the input voltage is driven more positive than $+\mbox{V}_S-0.4$ V, the input current will reverse direction as internal device junctions become forward biased. This is illustrated in Figure 9.

A current-limiting resistor should be used in series with the input of the AD824 if there is a possibility of the input voltage exceeding the positive supply by more than 300 mV or if an input voltage will be applied to the AD824 when $\pm V_S=0$. The amplifier will be damaged if left in that condition for more than 10 seconds. A 1 k Ω resistor allows the amplifier to withstand up to 10 volts of continuous overvoltage and increases the input voltage noise by a negligible amount.

Input voltages less than $-V_S$ are a completely different story. The amplifier can safely withstand input voltages 20 volts below the minus supply voltage as long as the total voltage from the positive supply to the input terminal is less than 36 volts. In addition, the input stage typically maintains picoamp level input currents across that input voltage range.

OUTPUT CHARACTERISTICS

The AD824's unique bipolar rail-to-rail output stage swings within 15 mV of the positive and negative supply voltages. The AD824's approximate output saturation resistance is $100~\Omega$ for both sourcing and sinking. This can be used to estimate output saturation voltage when driving heavier current loads. For instance, the saturation voltage will be 0.5 volts from either supply with a 5 mA current load.

For load resistances over 20 k Ω , the AD824's input error voltage is virtually unchanged until the output voltage is driven to 180 mV of either supply.

If the AD824's output is overdriven so as to saturate either of the output devices, the amplifier will recover within 2 μ s of its input returning to the amplifier's linear operating region.

Direct capacitive loads will interact with the amplifier's effective output impedance to form an additional pole in the amplifier's feedback loop, which can cause excessive peaking on the pulse response or loss of stability. Worst case is when the amplifier is used as a unity gain follower. Figures 5 and 7 show the AD824's pulse response as a unity gain follower driving 220 pF. Configurations with less loop gain, and as a result less loop bandwidth, will be much less sensitive to capacitance load effects. Noise gain is the inverse of the feedback attenuation factor provided by the feedback network in use.

Figure 30 shows a method for extending capacitance load drive capability for a unity gain follower. With these component values, the circuit will drive 5,000 pF with a 10% overshoot.




Figure 30. Extending Unity Gain Follower Capacitive Load Capability Beyond 350 pF

REV. A -11-

APPLICATIONS

Single Supply Voltage-to-Frequency Converter

The circuit shown in Figure 31 uses the AD824 to drive a low power timer, which produces a stable pulse of width t_1 . The positive going output pulse is integrated by R1-C1 and used as one input to the AD824, which is connected as a differential integrator. The other input (nonloading) is the unknown voltage, $V_{\rm IN}$. The AD824 output drives the timer trigger input, closing the overall feedback loop.




Figure 31. Single Supply Voltage-to-Frequency Converter

Typical AD824 bias currents of 2 pA allow megaohm-range source impedances with negligible dc errors. Linearity errors on the order of 0.01% full scale can be achieved with this circuit. This performance is obtained with a 5 volt single supply, which delivers less than 3 mA to the entire circuit.

Single Supply Programmable Gain Instrumentation Amplifier The AD824 can be configured as a single supply instrumentation amplifier that is able to operate from single supplies down to 3 V or dual supplies up to ± 15 V. AD824 FET inputs' 2 pA bias currents minimize offset errors caused by high unbalanced source impedances.

An array of precision thin-film resistors sets the in amp gain to be either 10 or 100. These resistors are laser-trimmed to ratio match to 0.01% and have a maximum differential TC of 5 ppm/°C.

Table I. AD824 In Amp Performance

Parameters	$V_S = 3 V, 0 V$	$V_S = \pm 5 \text{ V}$
CMRR	74 dB	80 dB
Common-Mode		
Voltage Range	-0.2 V to +2 V	−5.2 V to +4 V
3 dB BW, G = 10	180 kHz	180 kHz
G = 100	18 kHz	18 kHz
t_{SETTLING} 2 V Step (V _S = 0 V, 3 V)	2 μs	_
$5 \text{ V } (V_S = \pm 5 \text{ V})$	ļ	5 μs
Noise $@$ f = 1 kHz, G = 10	270 nV/ <u>√H</u> z	$270 \text{ nV}/\sqrt{\text{Hz}}$
G = 100	$2.2 \mu V / \sqrt{Hz}$	$2.2 \mu V / \sqrt{Hz}$




Figure 32a. Pulse Response of In Amp to a 500 mV p-p Input Signal; $V_S = +5 V$, 0 V; Gain = 10




Figure 32b. A Single Supply Programmable Instrumentation Amplifier

–12– REV. A

3 Volt, Single Supply Stereo Headphone Driver

The AD824 exhibits good current drive and THD+N performance, even at 3 V single supplies. At 1 kHz, total harmonic distortion plus noise (THD+N) equals –62 dB (0.079%) for a 300 mV p-p output signal. This is comparable to other single supply op amps that consume more power and cannot run on 3 V power supplies.

In Figure 33, each channel's input signal is coupled via a 1 μ F Mylar capacitor. Resistor dividers set the dc voltage at the noninverting inputs so that the output voltage is midway between the power supplies (+1.5 V). The gain is 1.5. Each half of the AD824 can then be used to drive a headphone channel. A 5 Hz high-pass filter is realized by the 500 μ F capacitors and the headphones, which can be modeled as 32 ohm load resistors to ground. This ensures that all signals in the audio frequency range (20 Hz–20 kHz) are delivered to the headphones.




Figure 33. 3 Volt Single Supply Stereo Headphone Driver

Low Dropout Bipolar Bridge Driver

The AD824 can be used for driving a 350 ohm Wheatstone bridge. Figure 34 shows one half of the AD824 being used to buffer the AD589—a 1.235 V low power reference. The output




Figure 34. Low Dropout Bipolar Bridge Driver

of +4.5 V can be used to drive an A/D converter front end. The other half of the AD824 is configured as a unity-gain inverter and generates the other bridge input of -4.5 V. Resistors R1 and R2 provide a constant current for bridge excitation. The AD620 low power instrumentation amplifier is used to condition the differential output voltage of the bridge. The gain of the AD620 is programmed using an external resistor R_G and determined by:

$$G = \frac{49.4 \ k\Omega}{R_G} + 1$$

A 3.3 Volt/5 Volt Precision Sample-and-Hold Amplifier

In battery-powered applications, low supply voltage operational amplifiers are required for low power consumption. Also, low supply voltage applications limit the signal range in precision analog circuitry. Circuits like the sample-and-hold circuit shown in Figure 35, illustrate techniques for designing precision analog circuitry in low supply voltage applications. To maintain high signal-to-noise ratios (SNRs) in a low supply voltage application requires the use of rail-to-rail, input/output operational amplifiers. This design highlights the ability of the AD824 to operate rail-to-rail from a single +3 V/+5 V supply, with the advantages of high input impedance. The AD824, a quad JFET-input op amp, is well suited to S/H circuits due to its low input bias currents (3 pA, typical) and high input impedances (3 × 10¹³ Ω , typical). The AD824 also exhibits very low supply currents so the total supply current in this circuit is less than 2.5 mA.




Figure 35. 3.3 V/5.5 V Precision Sample and Hold

In many single supply applications, the use of a false ground generator is required. In this circuit, R1 and R2 divide the supply voltage symmetrically, creating the false ground voltage at one-half the supply. Amplifier A1 then buffers this voltage creating a low impedance output drive. The S/H circuit is configured in an inverting topology centered around this false ground level.

REV. A –13–

A design consideration in sample-and-hold circuits is voltage droop at the output caused by op amp bias and switch leakage currents. By choosing a JFET op amp and a low leakage CMOS switch, this design minimizes droop rate error to better than 0.1 $\mu V/\mu s$ in this circuit. Higher values of C_H will yield a lower droop rate. For best performance, C_H and C2 should be polystyrene, polypropylene or Teflon capacitors. These types of capacitors exhibit low leakage and low dielectric absorption. Additionally, 1% metal film resistors were used throughout the design.

In the sample mode, SW1 and SW4 are closed, and the output is $V_{\rm OUT} = -V_{\rm IN}$. The purpose of SW4, which operates in parallel with SW1, is to reduce the pedestal, or hold step, error by injecting the same amount of charge into the noninverting input of A3 that SW1 injects into the inverting input of A3. This creates a common-mode voltage across the inputs of A3 and is then rejected by the CMR of A3; otherwise, the charge injection from SW1 would create a differential voltage step error that would

appear at $V_{\rm OUT}$. The pedestal error for this circuit is less than 2 mV over the entire 0 V to 3.3 V/5 V signal range. Another method of reducing pedestal error is to reduce the pulse amplitude applied to the control pins. In order to control the ADG513, only 2.4 V are required for the "ON" state and 0.8 V for the "OFF" state. If possible, use an input control signal whose amplitude ranges from 0.8 V to 2.4 V instead of a full range 0 V to 3.3 V/5 V for minimum pedestal error.

Other circuit features include an acquisition time of less than 3 μs to 1%; reducing C_H and C_H and C_H will speed up the acquisition time further, but an increased pedestal error will result. Settling time is less than 300 ns to 1%, and the sample-mode signal BW is 80 kHz.

The ADG513 was chosen for its ability to work with 3 V/5 V supplies and for having normally-open and normally-closed precision CMOS switches on a dielectrically isolated process. SW2 is not required in this circuit; however, it was used in parallel with SW3 to provide a lower $R_{\rm ON}$ analog switch.

-14- REV. A

```
* AD824 SPICE Macro-model
                                9/94, Rev. A *
                                                                   FSY1
                                                                             99
                                                                                      0
                                                                                               VP 1
                                ARG/ADI
                                                                   FSY2
                                                                            0
                                                                                      50
                                                                                               VN 1
                                                                   DC1
                                                                             25
                                                                                      99
                                                                                               DX
* Copyright 1994 by Analog Devices, Inc.
                                                                                      25
                                                                   DC2
                                                                             50
                                                                                               DX
* Refer to "README.DOC" file for License Statement.
                                                                    * MODELS USED
Use of this model indicates your acceptance with
the terms and provisions in the License Statement. *
                                                                    .MODEL JX NJF(BETA=3.2526E-3 VTO=-2.000 IS=2E-12) .MODEL
* Node assignments
                                                                   NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3
                           noninverting input
                                                                    + RE=4 RC=550 IS=1E-16)
                             inverting input
                                                                    .MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 + RE=4
                               positive supply
                                                                   RC=750 IS=1E-16)
                                  negative supply
                                                                    .MODEL DX D(IS=1E-15)
                                                                    .MODEL DY D()
                                     output
                                                                    .MODEL DQ D(IS=1E-16)
.SUBCKT AD824
                           1 2 99 50 25
                                                                   .ENDS AD824
* INPUT STAGE & POLE AT 3.1 MHz
R3
                  99
                           1.193E3
         6
                  99
                           1.193E3
R4
CIN
         1
                  2
                           4E-12
                           19.229E-12
C2
         5
                  6
I1
         4
                  50
                           108E-6
IOS
         1
                  2
                           1E-12
                           POLY(1) (12,98) 100E-6 1
EOS
         7
                  1
J1
         4
                  2
                           5
                                        JX
                                        ĴΧ
                  7
J2
         4
                           6
* GAIN STAGE & DOMINANT POLE
                           (30,0) 1
EREF
         98
                  0
R5
                  98
                           2.205E6
         9
         9
                           54E-12
C3
                  25
                           (6,5) 0.838E-3
G1
         98
                  9
                  98
V1
         8
                           -1
V2
         98
                  10
                           -1
D1
                           DX
         9
                  10
D2
                  9
                           DX
* COMMON-MODE GAIN NETWORK WITH ZERO AT 1 kHz *
R21
         11
                  12
                           1E6
R22
         12
                  98
                  12
                           159E-12
C14
         11
                           POLY(2) (2,98) (1,98) 0 0.5 0.5
E13
         11
                  98
* POLE AT 10 MHz
R23
         18
                  98
                           1E6
C15
         18
                  98
                           15.9E-15
G15
         98
                  18
                           (9,98) 1E-6
* OUTPUT STAGE
ES
                  98
                           (18,98) 1
         26
                  22
RS
         26
                           500
                           2.404E-3
         98
                  21
IB1
IB2
         23
                  98
                           2.404E-3
                  98
D10
         21
                           DY
D11
         98
                  23
                           DY
                           2E-12
C16
         20
                  25
C17
         24
                  25
                           2E-12
DQ1
                  20
         97
                           DQ
Q2
         20
                  21
                           22 NPN
                  23
                           22 PNP
Q3
         24
D<sub>Q</sub>2
                  51
                           DQ
         24
                           97 PNP 20
Q5
         25
                  20
Q6
         25
                  24
                           51 NPN 20
VP
                  97
         96
                           0
VN
         51
                  52
EP
         96
                  0
                           (99,0)1
EN
         52
                  0
                           (50,0)1
```

REV. A –15–

5E6

5E6

R25

R26

30


99

50


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


14-Pin Plastic (N) Package (N-14)



14-Pin SOIC (R) Package (R-14)



16-Pin SOIC Package (R-16)



-16-