

## LC<sup>2</sup>MOS 16-Bit, High-Speed Sampling ADCs

### AD7884/AD7885

#### **FEATURES**

Monolithic Construction Fast Conversion: 5.3 μs High Throughput: 166 kSPS Low Power: 250 mW

**APPLICATIONS** 

Automatic Test Equipment Medical Instrumentation Industrial Control Data Acquisition Systems Robotics

#### **GENERAL DESCRIPTION**


The AD7884/AD7885 is a 16-bit monolithic analog-to-digital converter with internal sample-and-hold and a conversion time of 5.3  $\mu s$ . The maximum throughput rate is 166 kSPS. It uses a two-pass flash architecture to achieve this speed. Two input ranges are available:  $\pm 5$  V and  $\pm 3$  V. Conversion is initiated by the  $\overline{CONVST}$  signal. The result can be read into a microprocessor using the  $\overline{CS}$  and  $\overline{RD}$  inputs on the device. The AD7884 has a 16-bit parallel reading structure while the AD7885 has a byte reading structure. The conversion result is in two's complement code.


The AD7884/AD7885 has its own internal oscillator which controls conversion. It runs from  $\pm 5$  V supplies and needs a  $V_{REF+}$  of 3 V.

The AD7884 is available in a 40-lead Cerdip package and in a 44-lead PLCC package.

The AD7885 is available in a 28-lead Cerdip package and the AD7885A is available in a 44-lead PLCC package.

#### FUNCTIONAL BLOCK DIAGRAMS





## $\label{eq:control_and_to_bou$

	J	A	В		
Parameter	Version <sup>1, 2, 3</sup>	Version <sup>1, 2, 3</sup>	Versions <sup>1, 2, 3</sup>	Unit	Test Conditions/Comments
DC ACCURACY					
Resolution	16	16	16	Bits	
Minimum Resolution for Which					
No Missing Codes Are Guaranteed	16	16	16	Bits	
Integral Nonlinearity			±0.0075	% FSR max	Typically 0.003% FSR
Positive Gain Error	±0.1	±0.03	±0.03	% FSR typ	AD7885AN/BN: 0.1% typ
Positive Gain Error			±0.05	% FSR max	AD7885BN: 0.2% max
Gain TC <sup>4</sup>	±2	±2	±2	ppm FSR/°C typ	
Bipolar Zero Error	±0.05	±0.05	±0.05	% FSR typ	
Bipolar Zero Error	1.0	1.0	±0.15	% FSR max	
Bipolar Zero TC <sup>4</sup>	±8	±8	±8	ppm FSR/°C typ	AD7005 AN/DNI, 0 10/ 4555
Negative Gain Error Negative Gain Error	±0.1	±0.03	±0.03 ±0.05	% FSR typ % FSR max	AD7885AN/BN: 0.1% typ AD7885BN: 0.2% max
Offset TC <sup>4</sup>	±2	±2	±2	ppm FSR/°C typ	AD 700 JBN: 0.2 /6 Illax
Noise Noise	$\frac{12}{120}$	120	120	μV rms typ	78 μV rms typical in ±3 V Input Range
Noise	120	120	120	μν mis typ	78 μν This typical in ±3 ν Input Range
DYNAMIC PERFORMANCE					
Signal to (Noise + Distortion) Ratio	82	84	84	dB min	Input Signal: ±5 V, 1 kHz Sine Wave, Typically 86 dB
	82	82	82	dB typ	Input Signal: ±5 V, 12 kHz Sine Wave
Total Harmonic Distortion	-84	-88	-88	dB max	Input Signal: ±5 V, 1 kHz Sine Wave
	-84	-84	-84	dB typ	Input Signal: ±5 V, 12 kHz Sine Wave
Peak Harmonic or Spurious Noise	-88	-88	-88	dB max	Input Signal: ±5 V, 1 kHz Sine Wave
Intermodulation Distortion (IMD)					
Second Order Terms	-84	-84	-84	dB typ	$f_A = 11.5 \text{ kHz}, f_B = 12 \text{ kHz}, f_{SAMPLE} = 166 \text{ kHz}$
Third Order Terms	-84	-84	-84	dB typ	$f_A = 11.5 \text{ kHz}, f_B = 12 \text{ kHz}, f_{SAMPLE} = 166 \text{ kHz}$
CONVERSION TIME					
Conversion Time	5.3	5.3	5.3	μs max	
Acquisition Time	2.5	2.5	2.5	μs max	
Throughput Rate	166	166	166	kSPS max	There is an overlap between conversion and acquisition.
ANALOG INPUT					
Voltage Range	±5	±5	±5	Volts	
	±3	±3	±3	Volts	
Input Current	±4	±4	±4	mA max	
REFERENCE INPUT					
Reference Input Current	±5	±5	±5	mA max	$V_{REF+}S = 3 V$
LOGIC INPUTS					
Input High Voltage, V <sub>INH</sub>	2.4	2.4	2.4	V min	$V_{DD} = 5 \text{ V} \pm 5\%$
Input Low Voltage, V <sub>INI</sub>	0.8	0.8	0.8	V max	$V_{DD} = 5 \text{ V} \pm 5\%$
Input Current, I <sub>IN</sub>	±10	±10	±10	μA max	Input Level = 0 V to $V_{DD}$
Input Capacitance, $C_{IN}^4$	10	10	10	pF max	Impat 2000 0 7 to 7DD
				-	
LOGIC OUTPUTS	10	10	4.0	Vmin	T - 40 HA
Output High Voltage, V <sub>OH</sub> Output Low Voltage, V <sub>OL</sub>	4.0	4.0	4.0	V min V max	$I_{\text{SOURCE}} = 40 \mu\text{A}$
DB15–DB0	0.4	0.4	0.4	v IIIax	$I_{SINK} = 1.6 \text{ mA}$
Floating-State Leakage Current	10	10	10	μA max	
Floating-State Output Capacitance <sup>4</sup>		15	15	pF max	
				-	
POWER REQUIREMENTS $V_{\mathrm{DD}}$	5	5	5	V nom	±5% for Specified Performance
$V_{SS}$	_5  _5	_5  _5	_5 _5	V nom	±5% for Specified Performance
vss I <sub>DD</sub>	35	35	35	mA max	Typically 25 mA
$I_{SS}$	30	30	30	mA max	Typically 25 mA
Power Supply Rejection Ratio				mi inav	1 Jpionity 23 mil
ΔGain/ΔV <sub>DD</sub>	86	86	86	dB typ	
$\Delta Gain/\Delta V_{SS}$	86	86	86	dB typ	
Power Dissipation	325	325	325	mW max	Typically 250 mW
· · · · · · · · · · · · · · · · · · ·	. ==	1	. = -		JE J ===

#### NOTES

Specifications subject to change without notice.

-2-REV. D

 $<sup>^{1}</sup>Temperature$  ranges are as follows: J, A, B Versions:  $-40\,^{\circ}C$  to +85°C.

<sup>&</sup>lt;sup>3</sup>The AD7885AAP has the same specs as the AD7884AP. The AD7885ABP has the same specs as the AD7884BP.

<sup>&</sup>lt;sup>4</sup>Sample tested to ensure compliance.

## TIMING CHARACTERISTICS $^{1,~2}$ (V<sub>DD</sub> = +5 V $\pm$ 5%, V<sub>SS</sub> = -5 V $\pm$ 5%, AGND = DGND = GND = 0 V. See Figures 2, 3, 4, and 5.)

Parameter	Limit at 25°C (All Versions)	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (A, B, and J Versions)	Unit	Conditions/Comments
$t_1$	50	50	ns min	CONVST Pulsewidth
$t_2$	100	100	ns max	CONVST to BUSY Low Delay
$t_3$	0	0	ns min	CS to RD Setup Time
$t_4$	60	60	ns min	RD Pulsewidth
t <sub>5</sub>	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Hold Time
$t_6^2$	57	57	ns max	Data Access Time After RD
$t_{6}^{2}$ $t_{6}^{2}$ $t_{7}^{3}$	5	5	ns min	Bus Relinquish Time After $\overline{\text{RD}}$
	50	50	ns max	
t <sub>8</sub>	40	40	ns min	New Data Valid before Rising Edge of BUSY
t <sub>9</sub>	10	80	ns min	HBEN to RD Setup Time
t <sub>10</sub>	25	25	ns min	HBEN to RD Hold Time
t <sub>11</sub>	60	60	ns min	HBEN Low Pulse Duration
$t_{12}$	60	60	ns min	HBEN High Pulse Duration
t <sub>13</sub>	55	70	ns max	Propagation Delay from HBEN Falling to Data Valid
$t_{14}$	55	70	ns max	Propagation Delay from HBEN Rising to Data Valid

#### NOTES

Specifications subject to change without notice.





Figure 1. Load Circuit for Access Time and Bus Relinquish Time

REV. D –3–

 $<sup>^{1}</sup>$ Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.  $^{2}$ t<sub>6</sub> is measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.

 $<sup>^3</sup>$ t<sub>7</sub> is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time, t<sub>7</sub>, quoted in the Timing Characteristics is the true bus relinquish time of the part and as such is independent of external bus loading capacitances.






Figure 2. AD7884 Timing Diagram, Using  $\overline{CS}$  and  $\overline{RD}$ 

Figure 3. AD7884 Timing Diagram, with  $\overline{CS}$  and  $\overline{RD}$  Permanently Low




Figure 4. AD7885 Timing Diagram, Using  $\overline{CS}$  and  $\overline{RD}$ 




Figure 5. AD7885 Timing Diagram, with  $\overline{CS}$  and  $\overline{RD}$  Permanently Low

-4- REV. D

#### **ORDERING GUIDE**

Model	Linearity Temperature Range	Error (% FSR)	SNR (dB)	Package Option
AD7884AP	–40°C to +85°C		84	P-44A
AD7884BP	−40°C to +85°C	$\pm 0.0075$	84	P-44A
AD7885AAP	−40°C to +85°C		84	P-44A
AD7885ABP	−40°C to +85°C	$\pm 0.0075$	84	P-44A
AD7884AQ	−40°C to +85°C		84	Q-40
AD7884BQ	−40°C to +85°C	$\pm 0.0075$	84	Q-40
AD7885JQ	−40°C to +85°C		82	Q-28
AD7885AQ	−40°C to +85°C		84	Q-28
AD7885BQ	−40°C to +85°C	±0.0075	84	Q-28

#### NOTE

P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$V_{DD}$ to AGND
$AV_{DD}$ to $AGND$ 0.3 V to +7 V
$V_{SS}$ to AGND
AV <sub>SS</sub> to AGND
AGND Pins to DGND $-0.3 \text{ V}$ to $V_{DD}$ + $0.3 \text{ V}$
$AV_{DD}$ to $V_{DD}^2$
$AV_{SS}$ to $V_{SS}^2$
GND to DGND
$V_{IN}S$ , $V_{IN}F$ to AGND $V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V

$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{lll} \text{28-Lead Cerdip} \\ \theta_{JA} \text{ Thermal Impedance} & 50.9^{\circ}\text{C/W} \\ \theta_{JC} \text{ Thermal Impedance} & 8.3^{\circ}\text{C/W} \\ \text{40-Lead Cerdip} \\ \theta_{JA} \text{ Thermal Impedance} & 44.5^{\circ}\text{C/W} \\ \text{44-Lead PLCC} \\ \theta_{JA} \text{ Thermal Impedance} & 47.7^{\circ}\text{C/W} \\ \end{array}$
$\begin{array}{lll} \theta_{JA} \ Thermal \ Impedance & 50.9^{\circ} C/W \\ \theta_{JC} \ Thermal \ Impedance & 8.3^{\circ} C/W \\ 40\text{-Lead Cerdip} & \\ \theta_{JA} \ Thermal \ Impedance & 44.5^{\circ} C/W \\ 44\text{-Lead PLCC} & \\ \theta_{JA} \ Thermal \ Impedance & 47.7^{\circ} C/W \\ \end{array}$
$\begin{array}{lll} \theta_{JC} \ Thermal \ Impedance & 8.3^{\circ}C/W \\ 40\text{-Lead Cerdip} & & \\ \theta_{JA} \ Thermal \ Impedance & 44.5^{\circ}C/W \\ 44\text{-Lead PLCC} & & \\ \theta_{JA} \ Thermal \ Impedance & 47.7^{\circ}C/W \end{array}$
$\begin{array}{lll} \text{40-Lead Cerdip} \\ \theta_{JA} \text{ Thermal Impedance} & & & \\ \text{44-Lead PLCC} \\ \theta_{JA} \text{ Thermal Impedance} & & & \\ \end{array} \\ \begin{array}{lll} \text{47.7°C/W} \end{array}$
$\begin{array}{lll} \theta_{JA} \ Thermal \ Impedance & & & & \\ 44-Lead \ PLCC & & & & & \\ \theta_{JA} \ Thermal \ Impedance & & & & & \\ \end{array}$
44-Lead PLCC $\theta_{JA}$ Thermal Impedance
$\theta_{JA}$ Thermal Impedance
A FRI 1
$\theta_{JC}$ Thermal Impedance 17.5°C/W
Power Dissipation (Any Package) to 75°C 1000 mW
Degradation above 75°C by 10 mW/°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


 $^2$  If the AD7884/AD7885 is being powered from separate analog and digital supplies,  $AV_{SS}$  should always come up before  $V_{SS}$ . See Figure 12 for a recommended protection circuit using Schottky diodes.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7884/AD7885 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. D -5-



-6- REV. D

#### PIN FUNCTION DESCRIPTION

AD7884	AD7885	AD7885A	Description
$\overline{V_{\mathrm{INV}}}$	V <sub>INV</sub>	V <sub>INV</sub>	This pin is connected to the inverting terminal of an op amp, as in Figure 6, and allows the inversion of the supplied 3 V reference.
$V_{REF-}$	$V_{REF-}$	$ m V_{REF-}$	This is the negative reference input, and it can be obtained by using an external amplifier to invert the positive reference input. In this case, the amplifier output is connected to $V_{\text{REF}-}$ . See Figure 6.
$\pm 3 \ V_{IN}S$	_	±3 V <sub>IN</sub> S	This is the analog input sense pin for the $\pm 3$ volt analog input range on the AD7884 and AD7885A.
$\pm 3~V_{IN}F$	_	±3 V <sub>IN</sub> F	This is the analog input force pin for the $\pm 3$ volt analog input range on the AD7884 and AD7885A. When using this input range, the $\pm 5$ V <sub>IN</sub> F and $\pm 5$ V <sub>IN</sub> S pins should be tied to AGND.
_	$\pm 3~V_{IN}$	_	This is the analog input pin for the $\pm 3$ volt analog input range on the AD7885. When using this input range, the $\pm 5$ V <sub>IN</sub> F and $\pm 5$ V <sub>IN</sub> S pins should be tied to AGND.
$\pm 5 \ V_{IN}S$	±5 V <sub>IN</sub> S	±5 V <sub>IN</sub> S	This is the analog input sense pin for the $\pm 5$ volt analog input range on both the AD7884, AD7885 and AD7885A.
$\pm 5~V_{IN}F$	±5 V <sub>IN</sub> F	±5 V <sub>IN</sub> F	This is the analog input force pin for the $\pm 5$ volt analog input range on both the AD7884, AD7885 and AD7885A. When using this input range, the $\pm 3$ V <sub>IN</sub> F and $\pm 3$ V <sub>IN</sub> S pins should be tied to AGND.
AGNDS	AGNDS	AGNDS	This is the ground return sense pin for the 9-bit ADC and the on-chip residue amplifier.
AGNDF	AGNDF	AGNDF	This is the ground return force pin for the 9-bit ADC and the on-chip residue amplifier.
$\mathrm{AV}_{\mathrm{DD}}$	$AV_{\mathrm{DD}}$	$AV_{\mathrm{DD}}$	Positive analog power rail for the sample-and-hold amplifier and the residue amplifier.
$AV_{SS}$	$AV_{SS}$	$AV_{SS}$	Negative analog power rail for the sample-and-hold amplifier and the residue amplifier.
GND	GND	GND	This is the ground return for sample-and-hold section.
$V_{SS}$	$V_{SS}$	$V_{SS}$	Negative supply for the 9-bit ADC.
$V_{\mathrm{DD}}$	$V_{\mathrm{DD}}$	$V_{ m DD}$	Positive supply for the 9-bit ADC and all device logic.
CONVST	CONVST	CONVST	This asynchronous control input starts conversion.
CS	CS	CS	Chip Select control input.
RD	$\overline{\mathrm{RD}}$	RD	Read control input. This is used in conjunction with $\overline{CS}$ to read the conversion result from the device output latch.
_	HBEN	HBEN	High Byte Enable. Active high control input for the AD7885. It selects either the high or the low byte of the conversion for reading.
$\overline{\mathrm{BUSY}}$	BUSY	BUSY	Busy output. The Busy output goes low when conversion begins and stays low until it is completed, at which time it goes high.
DB0-DB15	_	_	Sixteen-bit parallel data word output on the AD7884.
_	DB0-DB7	DB0-DB7	Eight-bit parallel data byte output on the AD7885.
DGND	DGND	DGND	Ground return for all device logic.
$V_{REF+}F$	$V_{REF+}F$	$V_{REF+}F$	Reference force input.
$V_{REF+}S$	$V_{REF+}S$	V <sub>REF+</sub> S	Reference sense input. The device operates from a 3 V reference.

REV. D -7-

#### **TERMINOLOGY**

#### **Integral Nonlinearity**

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

#### **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### Bipolar Zero Error

This is the deviation of the midscale transition (all 0s to all 1s) from the ideal (AGND).

#### **Positive Gain Error**

This is the deviation of the last code transition  $(01 \dots 110 \text{ to } 01 \dots 111)$  from the ideal  $(+V_{REF}+S-1 \text{ LSB})$ , after Bipolar Zero Error has been adjusted out.

#### **Negative Gain Error**

This is the deviation of the first code transition (10 . . . 000 to 10 . . . 001) from the ideal (-V<sub>REF+</sub>S + 1 LSB), after Bipolar Zero Error has been adjusted out.

#### Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( $f_S/2$ ), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = 
$$(6.02N + 1.76) dB$$

Thus for an ideal 16-bit converter, this is 98 dB.

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7884/AD7885, it is defined as:

$$THD(dB) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  and  $V_6$  are the rms amplitudes of the second through the sixth harmonics.

#### Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_S/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor, it will be a noise peak.

#### **Intermodulation Distortion**

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for which neither m or n are equal to zero. For example, the second order terms include (fa + fb) and (fa – fb), while the third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb).

The AD7884/AD7885 is tested using the CCIFF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dBs.

#### **Power Supply Rejection Ratio**

This is the ratio, in dBs, of the change in positive gain error to the change in  $V_{DD}$  or  $V_{SS}$ . It is a dc measurement.

#### **OPERATIONAL DIAGRAM**

An operational diagram for the AD7884/AD7885 is shown in Figure 6. It is set up for an analog input range of  $\pm 5$  V. If a  $\pm 3$  V input range is required, A1 should drive  $\pm 3$  V<sub>IN</sub>S and  $\pm 3$  V<sub>IN</sub>F with  $\pm 5$  V<sub>IN</sub>S,  $\pm 5$  V<sub>IN</sub>F being tied to system AGND.




Figure 6. AD7884/AD7885 Operational Diagram

The chosen input buffer amplifier (A1) should have low noise and distortion and fast settling time for high bandwidth applications. Both the AD711 and the AD845 are suitable amplifiers.

A2 is the force, sense amplifier for AGND. The AGNDS pin should be at zero potential. Therefore, the amplifier must have a low input offset voltage and good noise performance. It must also have the ability to deal with fast current transients on the AGNDS pin. The AD817 has the required performance and is the recommended amplifier.

If AGNDS and AGNDF are simply tied together to Star Ground instead of buffering, the SNR and THD are not significantly degraded. However, dc specifications like INL, Bipolar Zero and Gain Error will be degraded.

–8– REV. D

The required 3 V reference is derived from the AD780 and buffered by the high-speed amplifier A3 (AD845, AD817 or equivalent). A4 is a unity gain inverter which provides the -3 V negative reference. The gain setting resistors are on-chip and are factory trimmed to ensure precise tracking of  $V_{REF+}$ . Figure 6 shows A3 and A4 as AD845s or AD817s. These have the ability to respond to the rapidly changing reference input impedance.

#### CIRCUIT DESCRIPTION

#### **Analog Input Section**

The analog input section of the AD7884/AD7885 is shown in Figure 7. It contains both the input signal conditioning and sample-and-hold amplifier. Note that the analog input is truly benign. When SW1a goes open circuit to put the SHA into the hold mode, SW1b is closed. This means that the input resistors, R1 and R2 are always connected to either virtual ground or true ground.




Figure 7. AD7884/AD7885 Analog Input Section

When the  $\pm 3~V_{IN}S$  and  $\pm 3~V_{IN}F$  inputs are tied to 0 V, the input section has a gain of -0.6 and transforms an input signal of  $\pm 5$  volts to the required  $\pm 3$  volts. When the  $\pm 5~V_{IN}S$  and  $\pm 5~V_{IN}F$  inputs are grounded, the input section has a gain of -1 and so the analog input range is now  $\pm 3$  volts. Resistors R4 and R5, at the amplifier output, further condition the  $\pm 3$  volts signal to be 0 volt to -3 volts. This is the required input for the 9-bit A/D converter section.

With SW1a closed, the output of A1 follows the input (the sample-and-hold is in the track mode). On the rising edge of the CONVST pulse, SW1a goes open circuit, and capacitor C1 holds the voltage on the output of A1. The sample-and-hold is now in the hold mode. The aperture delay time for the sample-and-hold is nominally 50 ns.

#### A/D Converter Section

The AD7884/AD7885 uses a two-pass flash technique in order to achieve the required speed and resolution. When the CONVST control input goes from low to high, the sample-and-hold amplifier goes into the hold mode and a 0 V to -3 V signal is presented to the input of the 9-bit ADC. The first phase of conversion generates the 9 MSBs of the 16-bit result and transfers these to the latch and ALU combination. They are also fed back to the 9 MSBs of the 16-bit DAC. The 7 LSBs of the DAC are permanently loaded with 0s. The DAC output is subtracted from the analog input with the result being amplified and offset in the Residue Amplifier Section.

The signal at the output of A2 is proportional to the error between the first phase result and the actual analog input signal, and is digitized in the second conversion phase. This second phase begins when the 16-bit DAC and the Residue Error Amplifier have both settled. First, SW2 is turned off and SW3 is turned on. Then, the SHA section of the Residue Amplifier goes into hold mode. Next SW2 is turned off and SW3 is turned on. The 9-bit result is transferred to the output latch and ALU. An error correction algorithm now compensates for the offset inserted in the Residue Amplifier Section and errors introduced in the first pass conversion and combines both results to give the 16-bit answer.




Figure 8. A/D Converter Section

#### Timing and Control Section

Figure 9 shows the timing and control sequence for the AD7884/ AD7885. When the part receives a CONVST pulse, the conversion begins. The input sample-and-hold goes into the hold mode 50 ns after the rising edge of CONVST and BUSY goes low. This is the first phase of conversion and takes 3.35 µs to complete. The second phase of conversion begins when SW2 is turned off and SW3 turned on. The Residue Amplifier and SHA section (A2 in Figure 8) goes into hold mode at this point and allows the input sample-and-hold to go back into sample mode. Thus, while the second phase of conversion is ongoing, the input sample-and-hold is also acquiring the input signal for the next conversion. This overlap between conversion and acquisition allows throughput rates of 166 kSPS to be achieved.




Figure 9. Timing and Control Sequence

REV. D –9–

#### **USING THE AD7884/AD7885 ANALOG INPUT RANGES**

The AD7884/AD7885 can be set up to have either a  $\pm 3$  volts analog input range or a  $\pm 5$  volts analog input range. Figures 10 and 11 show the necessary corrections for each of these. The output code is two's complement and the ideal code table for both input ranges is shown in Table I.

Table I. Ideal Output Code Table for the AD7884/AD7885

Ana			
In Terms of FSR <sup>2</sup>	±3 V Range <sup>3</sup>	±5 V Range <sup>4</sup>	Digital Output Code Transition <sup>1</sup>
+FSR/2 – 1 LSB	2.999908	4.999847	011 111 to 111 110
+FSR/2 – 2 LSBs	2.999817	4.999695	011 110 to 011 101
+FSR/2 – 3 LSBs	2.999726	4.999543	011 101 to 011 100
AGND + 1 LSB AGND	0.000092	0.000153	000 001 to 000 000 000 000 to 111 111
AGND – 1 LSB	-0.000092	-0.000153	111 111 to 111 110
-(FSR/2 - 3 LSBs)	-2.999726	-4.999543	100 011 to 100 010
-(FSR/2 - 2 LSBs) -(FSR/2 - 1 LSB)	-2.999817 -2.999908	-4.999695 -4.999847	100 010 to 100 001 100 001 to 100 000

#### NOTES

#### **Reference Considerations**

The AD7884/AD7885 operates from a  $\pm 3$  volt reference. This can be derived simply using the AD780 as shown in Figure 6.




Figure 10. ±5 V Input Range Connection




Figure 11. ±3 V Input Range Connections

The critical performance specification for a reference in a 16-bit application is noise. The reference pk-pk noise should be insignificant in comparison to the ADC noise. The AD7884/AD7885 has a typical rms noise of 120  $\mu V$ . For example a reasonable target would be to keep the total rms noise less than 125  $\mu V$ .

To do this the reference noise needs to be less than 35  $\mu V$  rms. In the 100 kHz band, the AD780 noise is less than 30  $\mu V$  rms, making it a very suitable reference.

The buffer amplifier used to drive the device  $V_{REF+}$  should have low enough noise performance so as not to affect the overall system noise requirement. The AD845 and AD817 achieve this.

#### **Decoupling and Grounding**

The AD7884 and AD7885A have one  $AV_{DD}$  pin and two  $V_{DD}$  pins. They also have one  $AV_{SS}$  pin and three  $V_{SS}$  pins. The AD7885 has one  $AV_{DD}$  pin, one  $V_{DD}$  pin, one  $AV_{SS}$  pin and one  $V_{SS}$  pin. Figure 6 shows how a common +5 V supply should be used for the positive supply pins and a common –5 V supply for the negative supply pins.

For decoupling purposes, the critical pins on both devices are the  $AV_{DD}$  and  $AV_{SS}$  pins. Each of these should be decoupled to system AGND with 10  $\mu F$  tantalum and 0.1  $\mu F$  ceramic capacitors right at the pins. With the  $V_{DD}$  and  $V_{SS}$  pins, it is sufficient to decouple each of these with ceramic 1  $\mu F$  capacitors.

AGNDS, AGNDF are the ground return points for the on-chip 9-bit ADC. They should be driven by a buffer amplifier as shown in Figure 6. If they are tied directly together and then to ground, there will be a marginal degradation in linearity performance.

The GND pin is the analog ground return for the on-chip linear circuitry. It should be connected to system analog ground.

The DGND pin is the ground return for the on-chip digital circuitry. It should be connected to the ground terminal of the  $V_{DD}$  and  $V_{SS}$  supplies. If a common analog supply is used for  $AV_{DD}$  and  $V_{DD}$  then DGND should be connected to the common ground point.

#### **Power Supply Sequencing**

 $AV_{DD}$  and  $V_{DD}$  are connected to a common substrate and there is typically 17  $\Omega$  resistance between them. If they are powered by separate 5 V supplies, then these should come up simultaneously. Otherwise, the one that comes up first will have to drive 5 V into a 17  $\Omega$  load for a short period of time. However, the standard short-circuit protection on regulators like the 7800 series will ensure that there is no possibility of damage to the driving device.

 $AV_{SS}$  should always come up either before or at the same time as  $V_{SS}$ . If this cannot be guaranteed, Schottky diodes should be used to ensure that  $V_{SS}$  never exceeds  $AV_{SS}$  by more than 0.3 V. Arranging the power supplies as in Figure 6 and using the recommended decoupling ensures that there are no power supply sequencing issues as well as giving the specified noise performance.




Figure 12. Schottky Diodes Used to Protect Against Incorrect Power Supply Sequencing

<sup>&</sup>lt;sup>1</sup>This table applies for  $V_{REF+}S = 3 \text{ V}$ .

 $<sup>^2</sup>$ FSR (Full-Scale Range) is 6 volts for the  $\pm 3$  V input range and 10 volts for the  $\pm 5$  V input range.

 $<sup>^3</sup>$ 1 LSB on the  $\pm 3$  V range is FSR/ $2^{16}$  and is equal to 91.5  $\mu$ V.

 $<sup>^41</sup>$  LSB on the  $\pm 5$  V range is FSR/2  $^{16}$  and is equal to 152.6  $\mu V.$ 

## AD7884/AD7885 PERFORMANCE Linearity

The linearity of the AD7884/AD7885 is determined by the on-chip 16-bit D/A converter. This is a segmented DAC which is laser trimmed for 16-bit DNL performance to ensure that there are no missing codes in the ADC transfer function. Figure 13 shows a typical INL plot for the AD7884/AD7885.




Figure 13. AD7884/AD7885 Typical Linearity Performance

#### Noise

In an A/D converter, noise exhibits itself as code uncertainty in dc applications and as the noise floor (in an FFT, for example) in ac applications.

In a sampling A/D converter like the AD7884/AD7885, all information about the analog input appears in the baseband from dc to 1/2 the sampling frequency. An antialiasing filter will remove unwanted signals above  $f_S/2$  in the input signal but the converter wideband noise will alias into the baseband. In the AD7884/AD7885, this noise is made up of sample-and-hold noise and A/D converter noise. The sample-and-hold section contributes 51  $\mu V$  rms and the ADC section contributes 59  $\mu V$  rms. These add up to a total rms noise of 78  $\mu V$ . This is the input referred noise in the  $\pm 3$  V analog input range. When operating in the  $\pm 5$  V input range, the input gain is reduced to –0.6. This means that the input referred noise is now increased by a factor of 1.66 to 120  $\mu V$  rms.

Figure 14 shows a histogram plot for 5000 conversions of a dc input using the AD7884/AD7885 in the  $\pm 5$  V input range. The analog input was set as close as possible to the center of a code transition. All codes other than the center code are due to the ADC noise. In this case, the spread is six codes.




Figure 14. Histogram of 5000 Conversions of a DC Input

If the noise in the converter is too high for an application, it can be reduced by oversampling and digital filtering. This involves sampling the input at higher than the required word rate and then averaging to arrive at the final result. The very fast conversion time of the AD7884/AD7885 makes it very suitable for oversampling. For example, if the required input bandwidth is 40 kHz, the AD7884/AD7885 could be oversampled by a factor of 2. This yields a 3 dB improvement in the effective SNR performance. The noise performance in the  $\pm 5$  volt input range is now effectively 85  $\mu$ V rms and the resultant spread of codes for 2500 conversions will be four. This is shown in Figure 15.




Figure 15. Histogram of 2500 Conversions of a DC Input Using  $a \times 2$  Oversampling Ratio

REV. D –11–

#### **Dynamic Performance**

With a combined conversion and acquisition time of 6  $\mu$ s, the AD7884/AD7885 is ideal for wide bandwidth signal processing applications. Signal to (Noise + Distortion), Total Harmonic Distortion, Peak Harmonic or Spurious Noise and Intermodulation Distortion are all specified. Figure 16 shows a typical FFT plot of a 1.8 kHz,  $\pm 5$  V input after being digitized by the AD7884/AD7885.




Figure 16. AD7884/AD7885 FFT Plot

#### **Effective Number of Bits**

The formula for SNR (see Terminology section) is related to the resolution or number of bits in the converter. Rewriting the formula, below, gives a measure of performance expressed in effective number of bits (N).

$$N = (SNR - 1.76)/6.02$$




Figure 17. Effective Number of Bits vs. Frequency

The effective number of bits for a device can be calculated from its measured SNR. Figure 17 shows a typical plot of effective number of bits versus frequency for the AD7884. The sampling frequency is 166 kHz.

#### MICROPROCESSOR INTERFACING

The AD7884/AD7885 is designed on a high speed process which results in very fast interfacing timing (Data Access Time of 57 ns max). The AD7884 has a full 16-bit parallel bus, and the AD7885 has an 8-bit wide bus. The AD7884, with its parallel interface, is suited to 16-bit parallel machines whereas the AD7885, with its byte interface, is suited to 8-bit machines. Some examples of typical interface configurations follow.

#### AD7884 to MC68000 Interface

Figure 18 shows a general interface diagram for the MC68000, 16-bit microprocessor to the AD7884. In Figure 18, conversion is initiated by bringing  $\overline{\text{CSA}}$  low (i.e., writing to the appropriate address). This allows the processor to maintain control over the complete conversion process. In some cases it may be more desirable to control conversion independent from the processor. This can be done by using an external sampling timer.




Figure 18. AD7884 to MC68000 Interface

Once conversion has been started, the processor must wait until it is completed before reading the result. There are two ways of ensuring this. The first way is to simply use a software delay to wait for  $6.5~\mu s$  before bringing  $\overline{CS}$  and  $\overline{RD}$  low to read the data.

The second way is to use the  $\overline{BUSY}$  output of the AD7884 to generate an interrupt in the MC68000. Because of the nature of its interrupts, the MC68000 requires additional logic (not shown in Figure 18) to allow it to be interrupted correctly. For full information on this, consult the MC68000 User's Manual.

–12– REV. D




Figure 19. AD7884 Interfacing to Basic iAPX 286 System

#### AD7884 to 80286 Interface

The 80286 is an advanced high performance processor with special capabilities aimed at multiuser and multitasking systems.

Figure 19 shows an interface configuration for the AD7884 to such a system. Note that only signals relevant to the AD7884 are shown. For the full 80286 configuration refer to the iAPX 286 data sheet (Basic System Configuration).

In Figure 19 conversion is started by writing to a selected address and causing it  $\overline{\text{CS2}}$  to go low. When conversion is complete,  $\overline{\text{BUSY}}$  goes high and initiates an interrupt. The processor can then read the conversion result.

#### AD7885 to 8088 Interface

The AD7885, with its byte (8+8) data format, is ideal for use with the 8088 microprocessor. Figure 20 is the interface diagram. Conversion is started by enabling  $\overline{\text{CSA}}$ . At the end of conversion, data is read into the processor. The read instructions are:

MOV AX, C001 Read 8 MSBs of data MOV AX, C000 Read 8 LSBs of data




Figure 20. AD7885 to 8088 Interface

REV. D –13–

#### AD7884 to ADSP-2101 Interface

Figure 21 shows an interface between the AD7884 and the ADSP-2101. Conversion is initiated using a timer which allows very accurate control of the sampling instant. The AD7884  $\overline{\text{BUSY}}$  line provides an interrupt to the ADSP-2101 when conversion is completed. The  $\overline{\text{RD}}$  pulsewidth of the processor can be programmed using the Data Memory Wait State Control Register. The result can then be read from the ADC using the following instruction:

$$MR0 = DM (ADC)$$

where MR0 is the ADSP-2101 MR0 register, and ADC is the AD7884 address.




Figure 21. AD7884 to ADSP-2101 Interface

#### **Stand-Alone Operation**

If  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  are tied permanently low on the AD7884, then, when a conversion is completed, output data will be valid on the rising edge of  $\overline{\text{BUSY}}$ . This makes the device very suitable for stand-alone operation. All that is required to run the device is an external  $\overline{\text{CONVST}}$  pulse which can be supplied by a sample timer. Figure 22 shows the AD7884 set up in this mode with the  $\overline{\text{BUSY}}$  signal providing the clock for the 74HC574 3-state latches.




Figure 22. Stand-Alone Operation

#### Digital Feedthrough from an Active Bus


It is very important when using the AD7884/AD7885 in a microprocessor-based system to isolate the ADC data bus from the active processor bus while a conversion is being executed. This will yield the best noise performance from the ADC. Latches like the 74HC574 can be used to do this. If the device is connected directly to an active bus then the converter noise will typically increase by a factor of 30%.

-14- REV. D


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


#### 28-Lead Cerdip (Q-28)



40-Lead Plastic DIP (Q-40)



44-Lead PLCC (P-44A)



REV. D –15–

## C01353-0-2/02(0)

# PRINTED IN U.S.A.

## AD7884/AD7885

## **Revision History**

Location	]	Page
Data Sheet changed from REV. C to REV. D.		
Addition of Cerdip package to GENERAL DESCRIPTION		1
"J" Column added to Specifications		2
Cerdip added to ORDERING GUIDE		5
Edit to ABSOLUTE MAXIMUM RATINGS		5
Addition of O-28 Outline Dimensions		. 15