

# 16-Bit 1 MSPS SAR Unipolar ADC with Ref

# **Preliminary Technical Data**

AD7667\*

#### **FEATURES**

Throughput: 1 MSPS (Warp Mode) 800 kSPS (Normal Mode)

INL: ±2.5 LSB Max (±0.0038% of Full Scale)
16 Bits Resolution with No Missing Codes
Analog Input Voltage Range: 0 V to 2.5 V

No Pipeline Delay

Parallel and Serial 5 V/3 V Interface SPI™/QSPI™/MICROWIRE™/DSP Compatible

Single 5 V Supply Operation

**Power Dissipation** 

112 mW Typ without REF, 122 mW Typ with REF 15  $\mu$ W @ 100 SPS

Power-Down Mode: 7 µW Max

Package: 48-Lead Quad Flat Pack (LQFP);

48-Lead Chip Scale Package (LFCSP); Pin-to-Pin Compatible with PulSAR ADCs

APPLICATIONS
Data Acquisition
Instrumentation
Digital Signal Processing
Spectrum Analysis
Medical Instruments

Battery-Powered Systems Process Control

#### GENERAL DESCRIPTION

The AD7667 is a 16-bit, 1 MSPS, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. The part contains a high-speed 16-bit sampling ADC, an internal conversion clock, internal reference, error correction circuits, and both serial and parallel system interface ports.

It features a very high sampling rate mode (Warp) and, for asynchronous conversion rate applications, a fast mode (Normal) and, for low power applications, a reduced power mode (Impulse) where the power is scaled with the throughput.


It is fabricated using Analog Devices' high-performance, 0.6 micron CMOS process, with correspondingly low cost and is available in a 48-lead LQFP and a tiny 48-lead LFCSP with operation specified from -40°C to +85°C.

\*Patent pending. SPI and QSPI are trademarks of Motorola Inc. MICROWIRE ia a trademark of National Semiconductor Corporation

#### REV. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### FUNCTIONAL BLOCK DIAGRAM



#### PulSAR Selection

Type / kSPS	100 - 250	500 - 570	1000
Pseudo Differential	AD7651 AD7660/61	AD7650/52 AD7664/66	AD7653 AD7667
True Bipolar	AD7663	AD7665	AD7671
True Differential	AD7675	AD7676	AD7677

#### **PRODUCT HIGHLIGHTS**

1. Fast Throughput

The AD7667 is a 1 MSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry.

2. Internal Reference

The AD7667 has an internal reference and allows for an external reference to be used.

3. Superior INL

The AD7667 has a maximum integral nonlinearity of 2.5 LSB with no missing 16-bit code.

4. Single-Supply Operation

The AD7667 operates from a single 5 V supply and dissipates a typical of 112 mW. In impulse mode, its power dissipation decreases with the throughput. It consumes 7  $\mu$ W maximum when in power-down.

5. Serial or Parallel Interface

Versatile parallel or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

# $\textbf{AD7667} \textbf{--SPECIFICATIONS} \text{ ($-40^{\circ}$C to $+85^{\circ}$C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)}$

Parameter	Conditions	Min	Тур	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT Voltage Range Operating Input Voltage Analog Input CMRR Input Current Input Impedance	$\begin{array}{l} V_{IN} - V_{INGND} \\ V_{IN} \\ V_{INGND} \\ f_{IN} = 10 \text{ kHz} \\ 1 \text{ MSPS Throughput} \end{array}$	0 -0.1 -0.1 See Analog	TBD 11 Input Section	V <sub>REF</sub> +3 +0.5	V V V dB µA
THROUGHPUT SPEED Complete Cycle Throughput Rate Time Between Conversions Complete Cycle Throughput Rate Complete Cycle Throughput Rate	In Warp Mode In Warp Mode In Warp Mode In Normal Mode In Normal Mode In Impulse Mode In Impulse Mode	1 0 0		1 1000 1 1.25 800 1.5 666	μs kSPS ms μs kSPS μs kSPS
DC ACCURACY Integral Linearity Error No Missing Codes Transition Noise Full-Scale Error <sup>2</sup> Unipolar Zero Error <sup>2</sup> Power Supply Sensitivity	$REF = 2.5 V$ $AVDD = 5 V \pm 5\%$	-2.5 16	0.7 ±TBD ±TBD	+2.5 ±TBD ±TBD	LSB <sup>1</sup> Bits LSB % of FSR LSB LSB
AC ACCURACY Signal-to-Noise Spurious Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion)  -3 dB Input Bandwidth	$\begin{array}{l} f_{\rm IN} = 100 \ kHz \\ f_{\rm IN} = 100 \ kHz \\ f_{\rm IN} = 45 \ kHz \\ f_{\rm IN} = 100 \ kHz \\ f_{\rm IN} = 100 \ kHz \\ f_{\rm IN} = 100 \ kHz \\ -60 \ dB \ Input, \ f_{\rm IN} = 100 \ kHz \end{array}$		90 100 -100 -100 90 30 TBD		dB dB dB dB dB dB MHz
SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response	Full-Scale Step		2 5	250	ns ps rms ns
REFERENCE Internal Reference Voltage Internal Reference Source Current Internal Reference Temp Drift Internal Reference Temp Drift Turn-on Settling Time External Reference Voltage Range External Reference Current Drain	@ 25°C -40°C to +85°C 0°C to +70°C	TBD 2.3	2.5 TBD TBD TBD TBD 2.5 TBD	TBD  AVDD - 1.85	V μA ppm/°C ppm/°C V μA
Temperature Pin Voltage Output @ 25°C Temperature Sensitivity Output Resistance			313 1 4.3		mV mV/°C kΩ
$\begin{array}{c} \text{DIGITAL INPUTS} \\ \text{Logic Levels} \\ \text{V}_{\text{IL}} \\ \text{V}_{\text{IH}} \\ \text{I}_{\text{IL}} \\ \text{I}_{\text{IH}} \end{array}$		-0.3 2.0 -1 -1		+0.8 OVDD + 0.3 +1 +1	V V µA µA
DIGITAL OUTPUTS Data Format Pipeline Delay			Parallel or S Conversion R Immediately Completed C	Results Available after Conversion	V
$V_{ m OL} \ V_{ m OH}$	$I_{SINK} = 1.6 \text{ mA}$ $I_{SOURCE} = -500  \mu\text{A}$	OVDD - 0.6		0.4	V V
POWER SUPPLIES Specified Performance AVDD DVDD OVDD		4.75 4.75 2.7	5 5	5.25 5.25 5.25 <sup>9</sup>	V V V

-2- REV. PrA

### AD7667

Parameter	Conditions	Min	Тур	Max	Unit
Operating Current <sup>4</sup>	1 MSPS Throughput		TDD		
ĀVDD <sup>5</sup> DVDD <sup>5</sup>			TBD TBD		mA mA
$OVDD^5$			TBD		μA mW
Power Dissipation <sup>5</sup> without REF	1 MSPS Throughput		112		mW
	100 SPS Throughput <sup>6</sup> In Power-Down Mode <sup>7</sup>		15	TBD	μW μW mW
Power Dissipation <sup>5</sup> with REF	1 MSPS Throughput		122	122	mW
	100 SPS Throughput <sup>6</sup> In Power-Down Mode <sup>7</sup>		10.015	TBD	mW μW
TEMPERATURE RANGE <sup>8</sup>	III FOWEI-DOWN MOUE			100	μνν
Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	-40		+85	°C

Specifications subject to change without notice.

## **TIMING SPECIFICATIONS** ( $-40^{\circ}$ C to $+85^{\circ}$ C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)

	Symbol	Min	Тур	Max	Unit
REFER TO FIGURES 11 AND 12					
Convert Pulsewidth	t <sub>1</sub>	5			ns
Time Between Conversions	t <sub>2</sub>	1/1.25/1.5		Note 1	μs
(Warp Mode/Normal Mode/Impulse Mode)	~				
CNVST LOW to BUSY HIGH Delay	t <sub>3</sub>			30	ns
BUSY HIGH All Modes Except in	t <sub>4</sub>			0.75/1/1.25	μs
Master Serial Read After Convert Mode	1				
(Warp Mode/Normal Mode/Impulse Mode)					
Aperture Delay	t <sub>5</sub>		2		ns
End of Conversion to BUSY LOW Delay	t <sub>6</sub>	10			ns
Conversion Time	t <sub>7</sub>	10		0.75/1/1.25	μs
(Warp Mode/Normal Mode/Impulse Mode)	-7			***************************************	
Acquisition Time	t <sub>8</sub>	250			ns
RESET Pulsewidth	t <sub>9</sub>	10			ns
	- cg	10			110
REFER TO FIGURES 13, 14, AND 15 (Parallel Interface Modes)					
CNVST LOW to DATA Valid Delay	t <sub>10</sub>			0.75/1/1.25	μs
(Warp Mode/Normal Mode/Impulse Mode)					
DATA Valid to BUSY LOW Delay	t <sub>11</sub>	45			ns
Bus Access Request to DATA Valid	t <sub>12</sub>			40	ns
Bus Relinquish Time	t <sub>13</sub>	5		15	ns
REFER TO FIGURES 16 AND 17 (Master Serial Interface Modes) <sup>2</sup>					
CS LOW to SYNC Valid Delay	t <sub>14</sub>			10	ns
CS LOW to Internal SCLK Valid Delay <sup>2</sup>	t <sub>15</sub>			10	ns
CS LOW to SDOUT Delay	t <sub>16</sub>			10	ns
CNVST LOW to SYNC Delay	t <sub>17</sub>		25/275/525		ns
(Warp Mode/Normal Mode/Impulse Mode)	111				
SYNC Asserted to SCLK First Edge Delay	t <sub>18</sub>	3			ns
Internal SCLK Period <sup>3</sup>	t <sub>19</sub>	25		40	ns
Internal SCLK HIGH <sup>3</sup>	t <sub>20</sub>	12			ns
Internal SCLK LOW <sup>3</sup>	t <sub>21</sub>	7			ns
SDOUT Valid Setup Time <sup>3</sup>	t <sub>22</sub>	4			ns
SDOUT Valid Hold Time <sup>3</sup>	t <sub>23</sub>	2			ns
SCLK Last Edge to SYNC Delay <sup>3</sup>	t <sub>24</sub>	3			115
CS HIGH to SYNC HI-Z	t <sub>25</sub>			10	ns
CS HIGH to Internal SCLK HI-Z	t <sub>26</sub>			10	ns
CS HIGH to SDOUT HI-Z	t <sub>26</sub>			10	ns
BUSY HIGH in Master Serial Read after Convert <sup>3</sup>	t <sub>28</sub>		See Table I	10	μS
(Warp Mode/Normal Mode/Impulse Mode)	128		Sec Table I		μ3
CNVST LOW to SYNC Asserted Delay	t <sub>29</sub>		0.75/1/1.25		lie.
(Warp Mode/Normal Mode/Impulse Mode)	129		0.73/1/1.23		μs
SYNC Deasserted to BUSY LOW Delay	too		25		ns
51110 Deasserted to DOS1 LOW Delay	t <sub>30</sub>		۵3		113

REV. PrA -3-

<sup>&</sup>lt;sup>1</sup>LSB means Least Significant Bit. With the 0 V to 2.5 V input range, one LSB is 38.15 μV.
<sup>2</sup>See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

<sup>3</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.

<sup>&</sup>lt;sup>4</sup>In warp mode. <sup>5</sup>Tested in parallel reading mode using external reference.

<sup>&</sup>lt;sup>6</sup>In impulse mode with external REF.

<sup>&</sup>lt;sup>7</sup>With all digital inputs forced to DVDD or DGND respectively.

<sup>&</sup>lt;sup>8</sup>Contact factory for extended temperature range.

 $<sup>^9</sup> The \ max \ should \ be the minimum of 5.25 V \ and \ DVDD+0.3 \ V.$ 

## **AD7667**

	Symbol	Min	Тур	Max	Unit
REFER TO FIGURES 18 AND 20 (Slave Serial Interface Modes) <sup>2</sup> External SCLK Setup Time External SCLK Active Edge to SDOUT Delay SDIN Setup Time SDIN Hold Time External SCLK Period External SCLK HIGH External SCLK LOW	$egin{array}{c} t_{31} \\ t_{32} \\ t_{33} \\ t_{34} \\ t_{35} \\ t_{36} \\ t_{37} \end{array}$	5 3 5 5 25 10 10		18	ns ns ns ns ns

#### NOTES

Table I. Serial clock timings in Master Read after Convert

DIVSCLK[1]		0	0	1	1	unit
DIVSCLK[0]		0	1	0	1	
SYNC to SCLK First Edge Delay Minimum	t <sub>18</sub>	3	17	17	17	ns
Internal SCLK Period minimum	t <sub>19</sub>	25	50	100	200	ns
Internal SCLK Period typical	t <sub>19</sub>	40	70	140	280	ns
Internal SCLK HIGH Minimum	t <sub>20</sub>	12	22	50	100	ns
Internal SCLK LOW Minimum	t <sub>21</sub>	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t <sub>22</sub>	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t <sub>23</sub>	2	4	30	89	ns
SCLK Last Edge to SYNC Delay Minimum	t <sub>24</sub>	3	60	140	300	ns
Busy High Width Maximum (Warp)	t <sub>24</sub>	1.5	2	3	5.25	μs
Busy High Width Maximum (Normal)	t <sub>24</sub>	1.75	2.25	3.25	5.55	μs
Busy High Width Maximum (Impulse)	t <sub>24</sub>	2	2.5	3.5	5.75	μs

-4- REV. PrA

 $<sup>^{1}</sup>$ In warp mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.

<sup>&</sup>lt;sup>2</sup>In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C<sub>L</sub> of 10 pF; otherwise, the load is 60 pF maximum.

 $<sup>^3</sup>$ In serial master read during convert mode. See Table I for serial master read after convert mode.

Specifications subject to change without notice.

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(Soldering 10 sec) ...... 300°C


<sup>2</sup>See Analog Input section.

<sup>3</sup>Specification is for the device in free air:

48-Lead LQFP;  $\theta_{JA} = 91^{\circ}\text{C/W}$ ,  $\theta_{JC} = 30^{\circ}\text{C/W}$ 

<sup>4</sup>Specification is for the device in free air:

48-Lead LFCSP;  $\theta_{JA} = 26^{\circ}\text{C/W}$ 



\*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD C<sub>L</sub> OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK Outputs,  $C_L = 10 \text{ pF}$ 




Figure 2. Voltage Reference Levels for Timing

#### ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	
AD7667AST AD7667ASTRL AD7667ACP AD7667ACPRL EVAL-AD7667CB <sup>1</sup> EVAL-CONTROL BRD2 <sup>2</sup>	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	Quad Flatpack (LQFP)	ST-48 ST-48 CP-48 CP-48 Evaluation Board Controller Board	

#### NOTES

<sup>1</sup>This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes. <sup>2</sup>This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.


#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7667 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. PrA -5-

#### PINCONFIGURATION 48-Lead LQFP (ST-48)



#### PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Type	Description
1	AGND	P	Analog Power Ground Pin
2	AVDD	P	Input Analog Power Pins. Nominally 5 V.
3, 40-42,	NC		No Connect
44			
4	BYTESWAP	DI	Parallel Mode Selection (8/16 bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].
5	OB/2C	DI	Straight Binary/Binary Two's Complement. When OB/2C is HIGH, the digital output is straight binary; when LOW, the MSB is inverted resulting in a two's complement output from its internal shift register.
6	WARP	DI	Mode Selection. When HIGH and IMPULSE LOW, this input selects the fastest mode, the maximum throughput is achievable, and a minimum conversion rate must be applied in order to guarantee full specified accuracy. When LOW, full accuracy is maintained independent of the minimum conversion rate.
7	IMPULSE	DI	Mode Selection. When HIGH and WARP LOW, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate.
8	SER/PAR	DI	Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port.
9,10	DATA[0:1]	DI	Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance.
11,12	DATA[2:3]or DIVSCLK[0:1]	DI/O	When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is
			LOW, which is serial master read after convert, these inputs, part of the serial port, are used to slow down if desired the internal serial clock which clocks the data output. In other serial moes, these pins are not used
13	DATA[4]	DI/O	When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus.
	or EXT//NT		When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing the internal or an external data clock. With EXT//NT tied LOW, the internal clock is selected on SCLK output. With EXT//NT set to a logic HIGH, output data is syn chronized to an external clock signal connected to the SCLK input.
14	DATA[5]	DI/O	When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus.
	or INVSYNC		When SER/PAR is HIGH, this input, part of the serial port, is used to select the active

# AD7667

Pin No.	Mnemonic	Type	Description
		-	state of the SYNC signal. It is active in both master and slave mode. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
15	DATA[6]	DI/O	When SER/PAR is LOW, this output is used as Bit 6 of the Parallel Port Data Output Bus.
	or INVSCLK		When SER/PAR is HIGH, this input, part of the serial port, is used to invert the SCLK signal is active in both master and slave mode.
6	DATA[7]	DI/O	When SER/PAR is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus.
	or RDC/SDIN		When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a read mode selection input depending on the state of EXT/INT. When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the reasequence.  When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN
			is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete.
17 18	OGND OVDD	P P	Input/Output Interface Digital Power Ground Input/Output Interface Digital Power. Nominally at the same supply than the supply of
9	DVDD	P	the host interface (5 V or 3 V). Digital Power. Nominally at 5 V.
20	DGND DATA[8] or SDOUT	P DO	Digital Power Ground When SER/PAR is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data out put synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7667 provides the conversion result, MSB first, from its internal shift register. The DATA format is determined by the logic level of OB/2C. In serial mode, when EXT/IN7 is LOW, SDOUT is valid on both edges of SCLK.  In serial mode, when EXT/INT is HIGH:
			If INVSCLK is LOW, SDOUT is updated on SCLK rising edge and valid on the next falling edge.  If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the next rising
22	DATA[9] or SCLK	DI/O	edge. When SER/PAR is LOW, this output is used as the Bit 9 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input or output, dependent upon the logic state of the EXT//NT pin. The active edge
23	DATA[10]	DO	where the data SDOUT is updated depends upon the logic state of the INVSCLK pin. When SER/PAR is LOW, this output is used as the Bit 10 of the Parallel Port Data Output
	or SYNC		Bus. When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT/INT = Logic LOW). When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while SDOUT output is valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is valid.
24	DATA[11]	DO	When SER/PAR is LOW, this output is used as the Bit 11 of the Parallel Port Data Output Bus.
	or RDERROR		When SER/PAR is HIGH and EXT//NT is HIGH, this output, part of the serial port is used as a incomplete read error flag. In slave mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and
5-28	DATA[12:15]	DO	RDERROR is pulsed high. Bit 12 to Bit 15 of the Parallel Port Data output bus. These pins are always outputs regarded.
9	BUSY	DO	less of the state of SER/PAR. Busy Output. Transitions HIGH when a conversion is started, and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register. The fall ing. edge of BUSY could be used as a data ready clock signal.
0 1	DGND <i>RD</i>	P DI	ing edge of BUSY could be used as a data ready clock signal.  Must Be Tied to Digital Ground  Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is
		l	enabled.

REV. PrA

## **AD7667**

Pin No.	Mnemonic	Type	Description
33	RESET	DI	Reset Input. When set to a logic HIGH, reset the AD7667. Current conversion if any is
			aborted. If not used, this pin could be tied to DGND.
34	PD	DI	Power-Down Input. When set to a logic HIGH, power consumption is reduced and conver
			sions are inhibited after the current one is completed.
35	CNVST	DI	Start Conversion. A falling edge on CNVST puts the internal sample/hold into the hold state
			and initiates a conversion. In impulse mode (IMPULSE HIGH and WARP LOW), if
			CNVST is held low when the acquisition phase (t <sub>8</sub> ) is complete, the internal sample/hold
			is put into the hold state and a conversion is immediately started.
36	AGND	P	Must Be Tied to Analog Ground
37	REF	AI	Reference Input Voltage
38	REFGND	AI	Reference Input Analog Ground
39	INGND	AI	Analog Input Ground
43	IN	AI	Primart Analog Input with a Range of 0 to 2.5 V.
45	TEMP	AO	Temperature sensor voltage output.
46	REFBUFIN	AI/O	Reference Input Voltage. The reference output and the reference buffer input.
47	PDREF	DI	Allows choice of Internal or External voltage reference. When HIGH, the internal refer-
			ence is switched off and an external reference must be used. When low, the on-chip refer
			ence is turned on.
48	PDBUF	DI	Allows choice of buffering internal reference. When LOW, the buffer is selected. When HIGH, the buffer is switched off.

#### **NOTES**

AI = Analog Input
AI/O = Bidirectional Analog
AO = Analog Output
DI = Digital Input
DI/O = Bidirectional Digital
DO = Digital Output

P = Power

REV. PrA -8-

AD7667

#### **DEFINITION OF SPECIFICATIONS**

#### INTEGRAL NONLINEARITY ERROR (INL)

Linearity error refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale." The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

DIFFERENTIAL NONLINEARITY ERROR (DNL) In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

#### FULL-SCALE ERROR

The last transition (from  $011\ldots 10$  to  $011\ldots 11$  in two's complement coding) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (2.49994278 V for the 0 V–2.5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

#### UNIPOLAR ZERO ERROR

The first transition should occur at a level 1/2 LSB above analog ground (19.073  $\mu V$  for the 0 V–2.5 V range). Unipolar zero error is the deviation of the actual transition from that point.

SPURIOUS FREE DYNAMIC RANGE (SFDR) The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

#### EFFECTIVE NUMBER OF BITS (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula:

 $ENOB = (S/[N+D]_{dB} - 1.76)/6.02$ 

and is expressed in bits.

#### TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

#### SIGNAL-TO-NOISE RATIO (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

## SIGNAL TO (NOISE + DISTORTION) RATIO (S/[N+D])

S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in decibels.

#### APERTURE DELAY

Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the *CNVST* input to when the input signal is held for a conversion.

#### TRANSIENT RESPONSE


The time required for the AD7667 to achieve its rated accuracy after a full-scale step function is applied to its input.

#### OVERVOLTAGE RECOVERY


The time required for the ADC to recover to full accuracy after an analog input signal 150% of full-scale is reduced to 50% of the full-scale value.

REV. PrA -9-


## **AD7667**




TPC 1. Integral Nonlinearity vs. Code




TPC 4. Differential Nonlinearity vs. Code




TPC 2. Histogram of 16,384 Conversions of a DC Input at the Code Transition




TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Center




TPC 3. FFT Plot




TPC 6. SNR, THD vs. Temperature




TPC 7. SNR, S/(N+D), and ENOB vs. Frequency




TPC 8. SNR and S/(N+D) vs. Input Level (Referred to Full Scale)




TPC 9. Operating Currents vs. Sample Rate



TPC 10. THD, Harmonics, and SFDR vs. Frequency



TPC 11. Typical Delay vs. Load Capacitance C<sub>L</sub>



TPC 12. Power-Down Operating Currents vs. Temperature

REV. PrA –11–

#### CIRCUIT INFORMATION

The AD7667 is a very fast, low power, single supply, precise 16-bit analog-to-digital converter (ADC). The AD7667 features different modes to optimize performances according to the applications.

In warp mode, the AD7667 is capable of converting 1,000,000 samples per second (1MSPS).

The AD7667 provides the user with an on-chip track/hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7667 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in either a 48-lead LQFP package or a 48-lead LFCSP that saves space and allows flexible configurations as either serial or parallel interface. The AD7667 is a pin-to-pin compatible upgrade of the AD7661/64/66.

#### **CONVERTER OPERATION**

The AD7667 is a successive-approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of an array of 16 binary weighted capacitors and an additional "LSB" capacitor. The comparator's negative input is connected to a "dummy" capacitor of the same value as the capacitive DAC array.

During the acquisition phase, the common terminal of the array tied to the comparator's positive input is connected to AGND via  $SW_A$ . All independent switches are connected to the analog input IN. Thus, the capacitor array is used as a sampling capacitor and acquires the analog signal on IN input. Similarly, the "dummy" capacitor acquires the analog signal on INGND input.

When the *CNVST* input goes low, a conversion phase is initiated. When the conversion phase begins,  $SW_A$  and  $SW_B$  are opened first. The capacitor array and the "dummy" capacitor are then disconnected from the inputs and connected to the REF-GND input. Therefore, the differential voltage between IN and INGND captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND or REF, the comparator input varies by binary-weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4$ , . . .  $V_{REF}/65536$ ). The control logic toggles these switches, starting with the MSB first, to bring the comparator back into a balanced condition.

After the completion of this process, the control logic generates the ADC output code and brings BUSY output low.

#### **Modes of Operation**

The AD7667 features three modes of operations, Warp, Normal, and Impulse. Each of these modes is more suitable for specific applications.

The Warp mode allows the fastest conversion rate up to 1 MSPS. However, in this mode, and this mode only, the full specified accuracy is guaranteed only when the time between conversion does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms, for instance, after power-up, the first conversion result should be ignored. This mode makes the AD7667 ideal for applications where both high accuracy and fast sample rate are required.

The normal mode is the fastest mode (800 kSPS) without any limitation about the time between conversions. This mode makes the AD7667 ideal for asynchronous applications such as data acquisition systems, where both high accuracy and fast sample rate are required.

The impulse mode, the lowest power dissipation mode, allows power saving between conversions. When operating at 100 SPS, for example, it typically consumes only 15  $\,\mu$ W. This feature makes the AD7667 ideal for battery-powered applications.

#### **Transfer Functions**

Using the OB/2C digital input, the AD7667 offers two output codings: straight binary and two's complement. The LSB size is  $V_{REF}/65536,$  which is about 38.15  $\mu V.$  The ideal transfer characteristic for the AD7667 is shown in Figure 4 and Table I.




Figure 4. ADC Ideal Transfer Function




Figure 3. ADC Simplified Schematic

Table I. Output Codes and Ideal Input Voltages

		Digital Output Code Hexa		
Description ment	Analog Input	Straight Binary	Two's Comple-	
FSR -1 LSB	2.499962 V	FFFF <sup>1</sup>	7FFF <sup>1</sup>	
FSR – 2 LSB	2.499923 V	FFFE	7FFE	
Midscale + 1 LSB	1.250038 V	8001	0001	
Midscale	1.25 V	8000	0000	
Midscale - 1 LSB	1.249962 V	7FFF	FFFF	
-FSR + 1 LSB	38 μV	0001	8001	
-FSR	0 V	00002	$8000^{2}$	

#### NOTES

#### TYPICAL CONNECTION DIAGRAM

Figure 5 shows a typical connection diagram for the AD7667.

#### Analog Input

Figure 6 shows an equivalent circuit of the input structure of the AD7667.





Figure 6. Equivalent Analog Input Circuit

The two diodes D1 and D2 provide ESD protection for the analog inputs IN and INGND. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V. This will cause these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are



<sup>1</sup> THE CONFIGURATION SHOWN IS USING THE INTERNAL REFERENCE AND INTERNAL BUFFER

<sup>3</sup> OPTIONAL LOW JITTER CNVST.

Figure 5. Typical Connection Diagram

REV. PrA -13-

 $<sup>^{1}</sup>This$  is also the code for overrange analog input (V  $_{\rm IN}$  – V  $_{\rm INGND}$  above V  $_{\rm REF}$  – V  $_{\rm REFGND}).$ 

<sup>&</sup>lt;sup>2</sup>This is also the code for underrange analog input (V<sub>IN</sub> below V<sub>INGND</sub>).

<sup>&</sup>lt;sup>2</sup> THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.

different from AVDD. In such case, an input buffer with a short circuit current limitation can be used to protect the part.

This analog input structure allows the sampling of the differential signal between IN and INGND. Unlike other converters, the INGND input is sampled at the same time as the IN input. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 7, which represents the typical CMRR over frequency. For instance, by using INGND to sense a remote signal ground, difference of ground potentials between the sensor and the local ADC ground are eliminated.





Figure 7. Analog Input CMR vs. Frequency

During the acquisition phase, the impedance of the analog input IN can be modeled as a parallel combination of capacitor C1 and the network formed by the series connection of R1 and C2. Capacitor C1 is primarily the pin capacitance. The resistor R1 is typically 183  $\Omega$  and is a lumped component made up of some serial resistors and the on resistance of the switches. The capacitor C2 is typically 60 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C1. The R1, C2 makes a one-pole low-pass filter that reduces undesirable aliasing effect and limits the noise.

When the source impedance of the driving circuit is low, the AD7667 can be driven directly. Large source impedances will significantly affect the ac performances, especially the total harmonic distortion. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD degrades in function of the source impedance and the maximum input frequency as shown in Figure TBD.



Source Resistance

#### **Driver Amplifier Choice**

Although the AD7667 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7667 analog input circuit must be able together to settle for a full-scale step the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, the settling at 0.1% to 0.01% is more commonly specified. It could significantly differ from the settling time at 16 bit level and it should therefore be verified prior to the driver selection. The tiny op amp AD8021, which combines ultralow noise and a high-gain bandwidth, meets this settling time requirement even when used with high gain up to 13.
- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7667. The noise coming from the driver is filtered by the AD7667 analog input circuit one-pole low-pass filter made by R1 and C2 or the external filter if any is used. The SNR degredation due to the amplifier is:

$$SNR_{LOSS} = 20 LOG \left( \frac{28}{\sqrt{784 + \frac{\pi}{2} f_{-3dB} (N e_N)^2}} \right)$$

where

-14-

 $f_{\rm -3dB}$  is the -3 dB input bandwidth of the AD7667 in MHz (14.5) or the cutoff frequency of the input filter if any used.

N is the noise gain of the amplifier (1 if in buffer configuration).

 $e_{\,\rm N}$  is the equivalent input noise voltage of the op amp in  $$nV/$ (Hz)^{1/2}.$ 

For instance, a driver like the AD8021, with an equivalent input noise of 2 nV/Hz and configured as a buffer, thus with a noise gain of 1, the SNR degrades by only 0.13 dB with the filter used in figure 5.

 The driver needs to have a THD performance suitable to that of the AD7667.

The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type.

The AD8022 could also be used where dual version is needed and gain of 1 is used.

The AD829 is another alternative where high-frequency (above 100 kHz) performance is not required. In gain of 1, it requires an 82 pF compensation capacitor.

The AD8610 is another option where low bias current is needed in low-frequency applications.

#### Voltage Reference Input

The AD7667 allows the choice of either an internal 2.5 V voltage reference or an external 2.5 V reference.

To use the internal reference along with the internal buffer, PDREF and PDBUF should both be LOW. This will produce a voltage on REFBUFIN of 1.25 V and the buffer's gain will be 2, resulting in a 2.5 V reference on REF pin.


To use an external reference along with the internal buffer, PDREF should be HIGH and PDBUF should be LOW. This powers down the internal reference and allows for the 2.5 V reference to be applied to REFBUFIN. In this mode the buffer's gain is 1.

To use both external reference, PDREF and PDBUF should both be HIGH. The reference input should be applied to REF.

It is useful to decouple the REFBUFIN pin with a 100 nF ceramic capacitor. The output impedance of the REFBUFIN pin is 4 k $\Omega$ . Thus, the 100 nF capacitor provides an RC filter for noise reduction.

It should be noted that the internal reference and internal buffer are independent of the power down (PD) pin of the part. Powering down the part does not power down the internal reference or the internal buffer. Furthermore, powering down the internal reference and internal buffer, as well as powering them up, requires time. This is due to the fact that we have charging and discharging capacitors on the REF which require some settling time. Therefore, for applications requiring low power, there will always be a typical of 10 mW of power dissipated when using the internal reference and internal buffer even during times with no conversions.

The internal reference is temperature compensated to  $2.5V \pm TBD$  mV. The reference is trimmed to provide a typical drift of TBD ppm/°C. This typical drift characteristic is shown in Figure TBD. For improved drift performance, an external reference such as the AD780 can be used.



For the external reference, the voltage reference input REF of the AD7667 has a dynamic input impedance; it should therefore be driven by a low-impedance source with an efficient decoupling between REF and REFGND inputs. This decoupling depends on the choice of the voltage reference but usually consists of a 1  $\mu F$  ceramic capacitor and a low ESR tantalum capacitor connected to the REF and REFGND inputs with minimum parasitic inductance. 47  $\mu F$  is an appropriate value for the tantalum capacitor when using either the internal reference of one of the recommended reference voltages:

- The low noise, low temperature drift ADR421 and AD780 voltage references
- The low power ADR291 voltage reference
- The low cost AD1582 voltage reference

For applications using multiple AD7667s, it is more effective to buffer the reference voltage using the internal buffer. To do so, PDREF should be HIGH, and PDBUF should be low.

Care should also be taken with the reference temperature coefficient of the voltage reference which directly affects the full-scale accuracy if this parameter matters. For instance, a  $\pm 15$  ppm/°C tempco of the reference changes the full scale by  $\pm 1$  LSB/°C.

 $V_{\rm REF}$ , as mentioned in the specification table, could be increased to AVDD – 1.85 V. The benefit here is the increased SNR obtained as a result of this increase. Since the input range is defined in terms of  $V_{\rm REF}$ , this would essentially increase the range to make it a 0 to 3 V input range with an AVDD above 4.85 V. One of the benefits here is the additional SNR obtained as a result of this increase. The theoretical improvement as a result of this increase in reference is 1.58 dB (20 log [3/2.5]). Due to the theoretical quantization noise, however, the observed improvement is approximately 1 dB. The AD780 can be selected with a 3 V reference voltage.

The TEMP pin, which measures the temperature of the AD7667, can be used as follows. Refer to figure TBD to see the connectivity. The output of the TEMP pin is applied to one of the inputs of the analog switch (ADG779). The other input, as shown is the analog signal. The output of the switch is connected to the AD8021 which is configured as a follower. The output of the op-amp is applied to the IN pin. Refer to the Specification Table for the appropriate values related to the TEMP pin. This configuration could be very useful to improve the calibration accuracy over the temperature range.




Figure TBD

#### Figure TBD

#### **Power Supply**

The AD7667 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and DVDD + 0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7667 is independent of power supply sequencing, once OVDD does not exceed DVDD by more than 0.3V, and thus free from supply voltage induced latchup.

#### POWER DISSIPATION Vs. THROUGHPUT

Operating currents are very low during the acquisition phase, which allows a significant power saving when the conversion rate is reduced as shown in Figure 10. This power saving depends on the mode used. In impulse mode, the AD7667 automatically reduces its power consumption at the end of each conversion phase. This feature makes the AD7667 ideal for very low power battery applications. It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power supply rails (i.e., DVDD or DGND) and OVDD should not exceed DVDD by more than 0.3V.




Figure 10. Power Dissipation vs. Sample Rate

#### **CONVERSION CONTROL**

Figure 11 shows the detailed timing diagrams of the conversion process. The AD7667 is controlled by the signal CNVST which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The CNVST signal operates independently of CS and RD signals.




Figure 11. Basic Conversion Timing

In impulse mode, conversions can be automatically initiated. If CNVST is held low when BUSY is low, the AD7667 controls the acquisition phase and then automatically initiates a new conversion. By keeping CNVST low, the AD7667 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes low. Also, at power-up, CNVST should be brought low once to initiate the conversion process. In this mode, the AD7667 could sometimes run slightly faster then the guaranteed limits in the impulse mode of 666 kSPS. This feature does not exist in warp or normal modes.




Figure 12. RESETTiming

Although CNVST is a digital signal, it should be designed with special care with fast, clean edges, and levels with minimum overshoot and undershoot or ringing.

It is a good thing to shield the *CNVST* trace with ground and also to add a low value serial resistor (i.e., 50  $\Omega$ ) termination close to the output of the component that drives this line.

For applications where the SNR is critical, *CNVST* signal should have a very low jitter. Some solutions to achieve that is to use a dedicated oscillator for *CNVST* generation or, at least, to clock it with a high-frequency low-jitter clock as shown in Figure 5.

#### DIGITAL INTERFACE

The AD7667 has a versatile digital interface; it can be interfaced with the host system by using either a serial or

parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7667 digital interface also accommodates both 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7667 to the host system interface digital supply. Finally, by using the OB/2C input pin, both two's complement or straight binary coding can be used.

The two signals *CS* and *RD* control the interface. *CS* and *RD* have a similar effect because they are OR'd together internally. When at least one of these signals is high, the interface outputs are in high impedance. Usually, *CS* allows the selection of each AD7667 in multicircuits applications and is held

low in a single AD7667 design. RD is generally used to enable the conversion result on the data bus.




Figure 16. Master Serial Data Timing for Reading (Read After Convert)




Figure 17. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

### AD7667




Figure 18. Slave Serial Data Timing for Reading (Read After Convert)




Figure 13. Master Parallel Data Timing for Reading (Continuous Read)

#### PARALLEL INTERFACE

The AD7667 is configured to use the parallel interface when the SER/PAR is held low. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figure 14 and Figure 15. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. That avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 14. Slave Parallel Data Timing for Reading (Read After Convert)

The BYTESWAP pin allows a glueless interface to a 8 bits bus. As shown in Figure TBD, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is low. When BYTESWAP is high, the LSB and MSB bytes are swapped and the LSB is output on D[15:8] and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16 bits data can be read in 2 bytes on either D[15:8] or D[7:0].




Figure 20. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)




Figure TBD, 8-bit Parallel Interface




Figure 15. Slave Parallel Data Timing for Reading (Read During Convert)

#### SERIAL INTERFACE

The AD7667 is configured to use the serial interface when the SER/PAR is held high. The AD7667 outputs 16 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 16 clock pulses provided on SCLK pin. The output data is valid on both the rising and falling edge of the data clock.

## MASTER SERIAL INTERFACE Internal Clock

The AD7667 is configured to generate and provide the serial data clock SCLK when the EXT///VT pin is held low. The AD7667 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figure 16 and Figure 17 show the detailed timing diagrams of these two modes.

Usually, because the AD7667 is used with a fast throughput, the mode master, read during conversion is the most recommended serial mode when it can be used.

In read-during-conversion mode, the serial clock and data toggle at appropriate instants which minimize potential feedthrough between digital activity and the critical conversion decisions.

In read-after-conversion mode, it should be noted that, unlike in other modes, the signal BUSY returns low after the 16 data bits are pulsed out and not at the end of the conversion phase which results in a longer BUSY width.

## SLAVE SERIAL INTERFACE External Clock

The AD7667 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT//NT pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by CS. When CS and RD are both low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 18 and Figure 20 show the detailed timing diagrams of these methods.

While the AD7667 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7667 provides error correction circuitry that can correct for an improper bit

REV. PrA -19-

### AD7667

decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of BUSY high.

## External Discontinuous Clock Data Read After Conversion

Though the maximum throughput cannot be achieved using this mode, it is the most recommended of the serial slave modes. Figure 18 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the result of this conversion can be read while both *CS* and *RD* are low. The data is shifted out, MSB first, with 16 clock pulses and is valid on both rising and falling edge of the clock.

Among the advantages of this method, the conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process.

Another advantage is to be able to read the data at any speed up to 40 MHz which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7667 provides a "daisy-chain" feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 19. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Hence, the MSB of the "upstream" converter just follows the LSB of the "downstream" converter on the next SCLK cycle.




Figure 19. Two AD7667s in a "Daisy-Chain" Configuration

#### **External Clock Data Read During Conversion**

Figure 20 shows the detailed timing diagrams of this method. During a conversion, while both *CS* and *RD* are both low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 16 clock pulses and is

valid on both rising and falling edge of the clock. The 16 bits have to be read before the current conversion is complete. If that is not done, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no "daisy chain" feature in this mode and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock of, at least 25 MHz, when impulse mode is used, 32 MHz when normal mode is used or 40 MHz when warp mode is used, is recommended to ensure that all the bits are read during the first half of the conversion phase. It is also possible to begin to read the data after conversion and continue to read the last bits even after a new conversion has been initiated. That allows the use of a slower clock speed like 18 MHz in impulse mode, 21 MHz in normal mode and 26 MHz in warp mode.

#### MICROPROCESSOR INTERFACING

The AD7667 is ideally suited for traditional dc measurement applications supporting a microprocessor, and ac signal processing applications interfacing to a digital signal processor. The AD7667 is designed to interface either with a parallel 16-bit-wide interface or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7667 to prevent digital noise from coupling into the ADC. The following sections illustrate the use of the AD7667 with an SPI-equipped microcontroller, the ADSP-21065L and ADSP-218x signal processors.

#### SPI Interface (MC68HC11)

Figure 21 shows an interface diagram between the AD7667 and an SPI-equipped microcontroller like the MC68HC11. To accommodate the slower speed of the microcontroller, the AD7667 acts as a slave device and data must be read after conversion. This mode allows also the "daisy chain" feature.

The convert command could be initiated in response to an internal timer interrupt. The reading of output data, one byte at a time, if necessary, could be initiated in response to the end-of-conversion signal (BUSY going low) using to an interrupt line of the microcontroller. The Serial Peripheral Interface (SPI) on the MC68HC11 is configured for master mode (MSTR = 1), Clock Polarity Bit (CPOL) = 0, Clock Phase Bit (CPHA) = 1 and SPI Interrupt Enable (SPIE = 1) by writing to the SPI Control Register (SPCR). The IRQ is configured for edge-sensitive-only operation (IRQE = 1 in OPTION register).

-20- REV. PrA




Figure 21. Interfacing the AD7667 to SPI Interface

#### ADSP-21065L in Master Serial Interface

As shown in Figure 22, the AD7667 can be interfaced to the ADSP-21065L using the serial interface in master mode without any glue logic required. This mode combines the advantages of reducing the number of wire connections and being able to read the data during or after conversion at user convenience.

The AD7667 is configured for the internal clock mode (EXT/ /NT low) and acts, therefore, as the master device. The convert command can be generated by either an external low jitter oscillator or, as shown, by a FLAG output of the ADSP-21065L or by a frame output TFS of one serial port of the ADSP-21065L which can be used as a timer. The serial port on the ADSP-21065L is configured for external clock (IRFS = 0), rising edge active (CKRE = 1), external late framed sync signals (IRFS = 0, LAFS = 1, RFSR = 1) and active high (LRFS = 0). The serial port of the ADSP-21065L is configured by writing to its receive control register (SRCTL)—see ADSP-2106x SHARC User's Manual. Because the serial port within the ADSP-21065L will be seeing a discontinuous clock, an initial word reading has to be done after the ADSP-21065L has been reset to ensure that the serial port is properly synchronized to this clock during each following data read operation.




Figure 22. Interfacing to the ADSP-21065L Using the Serial Master Mode

#### APPLICATION HINTS

#### **Bipolar and Wider Input Ranges**

In some applications, it is desired to use a bipolar or wider analog input range like, for instance,  $\pm 10$  V,  $\pm 5$  V or 0 V to 5 V. Although the AD7667 has only one unipolar range, by simple modifications of the input driver circuitry, bipolar and wider input ranges can be used without any performance degradation.

Figure 23 shows a connection diagram which allows that. Components values required and resulting full-scale ranges are shown in Table II.

For applications where accurate gain and offset are desired, they can be calibrated by acquiring a ground and a voltage reference using an analog multiplexer, U2, as shown for bipolar input ranges in Figure 23.




Figure 23. Using the AD7667 in 16-Bit Bipolar and/or Wider Input Ranges

**Table II. Component Values and Input Ranges** 

Input Range	R1	R2	R3	R4
±10 V ±5 V	250 Ω 500 Ω	2 kΩ 2 kΩ	10 kΩ 10 kΩ	8 kΩ 6.67 kΩ
0 V to -5 V	1 kΩ	$2 k\Omega$	None	$0 \Omega$

#### Layout

The AD7667 has very good immunity to noise on the power supplies as can be seen in Figure 9. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7667 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7667, or, at least, as close as possible to the AD7667. If the AD7667 is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at one point only, a star ground point, which should be established as close as possible to the AD7667.

It is recommended to avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7667 to avoid noise coupling. Fast switching signals like *CNVST* or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run

REV. PrA –21–

### AD7667

at right angles to each other. This will reduce the effect of feedthrough through the board.

The power supplies lines to the AD7667 should use as large trace as possible to provide low impedance paths and reduce the effect of glitches on the power supplies lines. Good decoupling is also important to lower the supplies impedance presented to the AD7667 and reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supplies pins AVDD, DVDD, and OVDD close to, and ideally right up against, these pins and their corresponding ground pins. Additionally, low ESR 10  $\mu F$  capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7667 can be either a separate supply or come from the analog supply AVDD or the digital interface supply OVDD. When the system digital supply is noisy, or fast switching digital signals are present, it is recommended that if no separate supply available, connect the DVDD digital supply to the analog supply, AVDD, through an RC filter as shown in Figure 5, and connect the system supply to the interface digital supply, OVDD, and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high-frequency spikes.

The AD7667 has five different ground pins: INGND, REF-GND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses the reference voltage and should be a low impedance return to the reference because it carries pulsed currents. AGND is the ground to which most internal ADC analog signals are referenced. This ground must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.


#### **Evaluating the AD7667 Performance**

A recommended layout for the AD7667 is outlined in the evaluation board for the AD7667. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the Eval-Control Board.


-22- REV. PrA

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm). 48-Lead Quad Flatpack (LQFP) (ST-48)



48-Lead Frame Chip Scale Package (LQFP) (CP-48)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS

REV. PrA -23-