

CMOS 300 MHz Quadrature Complete-DDS

AD9854

FEATURES

300 MHz Internal Clock Rate
Integrated 12-Bit Output DAC
Ultrahigh-Speed, 3 ps RMS Jitter Comparator
Excellent Dynamic Performance: 80 dB SFDR @ 100 MHz
(±1 MHz) A_{OUT}

(±1 MHz) A_{OUT}

4× to 20× Programmable Reference Clock Multiplier

Dual 48-Bit Programmable Frequency Registers

Dual 14-Bit Programmable Phase Offset Registers

12-Bit Amplitude Modulation and Programmable

Shaped On/Off Keying Function

Single Pin FSK and PSK Data Interface

Linear or Nonlinear FM Chirp Functions with Single

Frequency-Ramped FSK <25 ps RMS Total Jitter in Clock Generator Mode Automatic Bidirectional Frequency Sweeping SIN(x)/x Correction Simplified Control Interface

Pin Frequency "Hold" Function

10 MHz Serial, 2-Wire or 3-Wire SPI-Compatible or 100 MHz Parallel 8-Bit Programming

3.3 V Single Supply
Multiple Power-Down Functions
Single-Ended or Differential Input Reference Clock
Small 80-Lead LQFP Packaging

APPLICATIONS


Agile, Quadrature L.O. Frequency Synthesis Programmable Clock Generator FM Chirp Source for Radar and Scanning Systems Test and Measurement Equipment Commercial and Amateur RF Exciter

GENERAL DESCRIPTION

The AD9854 digital synthesizer is a highly integrated device that uses advanced DDS technology, coupled with two internal high-speed, high-performance quadrature D/A converters and a comparator to form a digitally-programmable I and Q synthesizer function. When referenced to an accurate clock source, the AD9854 generates highly stable, frequency-phase-amplitude-programmable sine and cosine outputs that can be used as an agile L.O. in communications, radar, and many other applications. The AD9854's innovative high-speed DDS core provides 48-bit frequency resolution (1 microHertz tuning steps). Phase truncation to 17 bits assures excellent SFDR. The AD9854's circuit

(continued on page 14)

FUNCTIONAL BLOCK DIAGRAM



REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD9854—SPECIFICATIONS ($V_S=3.3~V~\pm~5\%$, $R_{SET}=3.9~k\Omega$ external reference clock frequency = 30 MHz with REFCLK Multiplier enabled at 10× for AD9854ASQ, external reference clock frequency = 20 MHz with REFCLK Multiplier enabled at 10× for AD9854AST unless otherwise noted.)

		Test	A	D9854AS	Q	A	D9854AS	T	
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Unit
REF CLOCK INPUT CHARACTERISTICS ¹									
Internal Clock Frequency Range	FULL	VI	5		300	5		200	MHz
External REF Clock Frequency Range									
REFCLK Multiplier Enabled	FULL	VI	5		75	5		50	MHz
REFCLK Multiplier Disabled	FULL	VI	5		300	5		200	MHz
Duty Cycle	25°C	IV	45	50	55	45	50	55	%
Input Capacitance	25°C	IV		3			3		pF
Input Impedance	25°C	IV		100			100		kΩ
Differential Mode Common-Mode Voltage Range									
Minimum Signal Amplitude	25°C	IV	800			800			mV p-p
Common-Mode Range	25°C	IV	1.6	1.75	1.9	1.6	1.75	1.9	V
V _{IH} (Single-Ended Mode)	25°C	IV	2.3			2.3			V
V _{IL} (Single-Ended Mode)	25°C	IV			1			1	V
DAC STATIC OUTPUT CHARACTERISTICS									
Output Update Speed	FULL	I			300			200	MSPS
Resolution	25°C	IV		12			12		Bits
I and Q Full-Scale Output Current	25°C	IV	5	10	20	5	10	20	mA
I and Q DAC DC Gain Imbalance ²	25°C	I	-0.5	+0.15	+0.5	-0.5	+0.15	+0.5	dB
Gain Error	25°C	I	-6		+2.25	-6		+2.25	% FS
Output Offset	25°C	I			2			2	μA
Differential Nonlinearity	25°C	I		0.3	1.25		0.3	1.25	LSB
Integral Nonlinearity	25°C	I		0.6	1.66		0.6	1.66	LSB
Output Impedance	25°C	IV		100			100		kΩ
Voltage Compliance Range	25°C	I	-0.5		+1.0	-0.5		+1.0	V
DAC DYNAMIC OUTPUT CHARACTERISTICS									
I and Q DAC Quad. Phase Error	25°C	IV		0.2	1		0.2	1	Degrees
DAC Wideband SFDR	23 0	- '		0.2	•		٠.2	-	2 egrees
1 MHz to 20 MHz A _{OUT}	25°C	V		58			58		dBc
20 MHz to 40 MHz A _{OUT}	25°C	v		56			56		dBc
40 MHz to 60 MHz A _{OUT}	25°C	v		52			52		dBc
60 MHz to 80 MHz A _{OUT}	25°C	V		48			48		dBc
80 MHz to 100 MHz A _{OUT}	25°C	V		48			48		dBc
100 MHz to 120 MHz A _{OUT}	25°C	V		48					dBc
DAC Narrowband SFDR									
$10 \text{ MHz A}_{\text{OUT}} (\pm 1 \text{ MHz})$	25°C	V		83			83		dBc
10 MHz A _{OUT} (±250 kHz)	25°C	V		83			83		dBc
10 MHz A _{OUT} (±50 kHz)	25°C	V		91			91		dBc
41 MHz A _{OUT} (±1 MHz)	25°C	V		82			82		dBc
41 MHz A _{OUT} (±250 kHz)	25°C	V		84			84		dBc
41 MHz A _{OUT} (±50 kHz)	25°C	V		89			89		dBc
119 MHz A _{OUT} (±1 MHz)	25°C	V		71					dBc
119 MHz A _{OUT} (±250 kHz)	25°C	V		77					dBc
119 MHz A _{OUT} (±50 kHz)	25°C	V		83					dBc
Residual Phase Noise									
$(A_{OUT} = 5 \text{ MHz}, \text{ Ext. CLK} = 30 \text{ MHz},$									
REFCLK Multiplier Engaged at 10×)									
1 kHz Offset	25°C	V		140			140		dBc/Hz
10 kHz Offset	25°C	V		138			138		dBc/Hz
100 kHz Offset	25°C	V		142			142		dBc/Hz
$(A_{OUT} = 5 \text{ MHz}, \text{ Ext. CLK} = 300 \text{ MHz},$									
REFCLK Multiplier Bypassed)									
1 kHz Offset	25°C	V		142			142		dBc/Hz
10 kHz Offset	10 kHz Offset 25°C			148			148		dBc/Hz
100 kHz Offset	100 kHz Offset 25°C			152			152		dBc/Hz
Pipeline Delays									
Phase Accumulator and DDS Core	25°C	IV		17			17		SysClk Cycles
Inverse Sinc Filter	25°C	IV		12			12		SysClk Cycles
Digital Multiplier	25°C	IV		10			10		SysClk Cycles

-2- REV. 0

		Test	Д	D9854AS	80	A	D9854A	ST	
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Unit
MASTER RESET DURATION	25°C	IV	10			10			SysClk Cycles
COMPARATOR INPUT CHARACTERISTICS									
Input Capacitance	25°C	V		3			3		pF
Input Resistance	25°C	IV		500			500		kΩ
Input Current	25°C	I		±1	±5		±1	±5	μΑ
Hysteresis	25°C	IV		10	20		10	20	mV p-p
COMPARATOR OUTPUT CHARACTERISTICS									
Logic "1" Voltage, High Z Load	FULL	VI	3.1			3.1			V
Logic "0" Voltage, High Z Load	FULL	VI	3.1		0.16	311		0.16	v
Output Power, 50 Ω Load, 120 MHz Toggle Rate	25°C	I	9	11	****	9	11	****	dBm
Propagation Delay	25°C	IV		3			3		ns
Output Duty Cycle Error ³	25°C	I	-10	±1	+10	-10	±1	+10	%
Rise/Fall Time, 5 pF Load	25°C	V		2			2		ns
Toggle Rate, High Z Load	25°C	IV	300	350		300	350		MHz
Toggle Rate, 50 Ω Load	25°C	IV	375	400		375	400		MHz
Output Cycle-to-Cycle Jitter ⁴	25°C	IV			4.0			4.0	ps rms
COMPARATOR NARROWBAND SFDR ⁴									
10 MHz (±1 MHz)	25°C	V		84			84		dBc
10 MHz (±250 kHz)	25°C	V		84			84		dBc
10 MHz (±50 kHz)	25°C	V		92			92		dBc
41 MHz (±1 MHz)	25°C	V		76			76		dBc
41 MHz (±250 kHz)	25°C	V		82			82		dBc
41 MHz (±50 kHz)	25°C	V		89			89		dBc
119 MHz (±1 MHz)	25°C	V		73			73		dBc
119 MHz (± 250 kHz)	25°C	V		73			73		dBc
119 MHz (± 50 kHz)	25°C	V		83			83		dBc
CLOCK GENERATOR OUTPUT JITTER ⁵									
5 MHz A _{OUT}	25°C	V		23			23		ps rms
40 MHz A _{OUT}	25°C	V		12			12		ps rms
100 MHz A _{OUT}	25°C	V		7			7		ps rms
PARALLEL I/O TIMING CHARACTERISTICS									
T _{ASU} (Address Setup Time to WR Signal Active)	FULL	IV	8.2	7.8		8.2	7.8		ns
T_{ADHW} (Address Hold Time to \overline{WR} Signal Inactive)	FULL	IV	0			0			ns
T _{DSU} (Data Setup Time to WR Signal Inactive)	FULL	IV	2.1	1.6		2.1	1.6		ns
T_{DHD} (Data Hold Time to \overline{WR} Signal Inactive)	FULL	IV	0			0			ns
T _{WRLOW} (WR Signal Minimum Low Time)	FULL	IV	2.2	1.8		2.2	1.8		ns
T _{WRHIGH} (WR Signal Minimum High Time)	FULL	IV	7			7			ns
T _{WR} (WR Signal Minimum Period)	FULL	IV	10			10			ns
T _{ADV} (Address to Data Valid Time)	FULL	V	15		15	15		15	ns
T_{ADHR} (Address Hold Time to \overline{RD} Signal Inactive)	FULL	IV	5			5			ns
T _{RDLOV} (RD Low-to-Output Valid)	FULL	IV			15			15	ns
T_{RDHOZ} (\overline{RD} High-to-Data Three-State)	FULL	IV			10			10	ns
SERIAL I/O TIMING CHARACTERISTICS									
T_{PRE} (\overline{CS} Setup Time)	FULL	IV	30			30			ns
T _{SCLK} (Period of Serial Data Clock)	FULL	IV	100			100			ns
T _{DSU} (Serial Data Setup Time)	FULL	IV	30			30			ns
T _{SCLKPWH} (Serial Data Clock Pulsewidth High)	FULL	IV	40			40			ns
T _{SCLKPWL} (Serial Data Clock Pulsewidth Low)	FULL	IV	40			40			ns
T _{DHLD} (Serial Data Hold Time)	FULL	IV	0			0			ns
T _{DV} (Data Valid Time)	FULL	V		30			30		ns
CMOS LOGIC INPUTS									
Logic "1" Voltage	25°C	I	2.7			2.7			V
Logic "0" Voltage	25°C	I			0.4			0.4	V
Logic "1" Current	25°C	IV			±5			±12	μΑ
Logic "0" Current	25°C	IV			±5			±12	μΑ
Input Capacitance	25°C	V		3			3		pF

REV. 0 -3-

AD9854—SPECIFICATIONS

		Test	A	D9854AS	Q	A	D9854AS	Т	
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Unit
POWER SUPPLY ⁶									
+V _S Current ⁷	25°C	I		1050	1210		755	865	mA
+V _S Current ⁸	25°C	I		710	816		515	585	mA
+V _S Current ⁹	25°C	I		600	685		435	495	mA
${\rm P_{DISS}}^7$	25°C	I		3.475	4.190		2.490	3.000	W
${\rm P_{DISS}}^8$	25°C	I		2.345	2.825		1.700	2.025	W
$P_{\mathrm{DISS}}^{}9}$	25°C	I		1.975	2.375		1.435	1.715	W
P _{DISS} Power-Down Mode	25°C	I		1	50		1	50	mW

NOTES

EXPLANATION OF TEST LEVELS

Test Level

I - 100% Production Tested.

III - Sample Tested Only.

IV – Parameter is guaranteed by design and characterization testing.

V - Parameter is a typical value only.

 VI – Devices are 100% production tested at 25°C and guaranteed by design and characterization testing for industrial operating temperature range.

ABSOLUTE MAXIMUM RATINGS*

Maximum Junction Temperature 150)°C
V_S	4 V
Digital Inputs0.7 V to +	V_S
Digital Output Current 5 1	nΑ
Storage Temperature65°C to +150)°C
Operating Temperature40°C to +85	ΰ°С
Lead Temperature (Soldering, 10 sec) 300)°C
Maximum Clock Frequency	Hz

^{*}Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure of absolute maximum rating conditions for extended periods of time may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9854ASQ AD9854AST AD9854/PCB	-40°C to +85°C -40°C to +85°C 0°C to 70°C	Thermally-Enhanced 80-Lead LQFP 80-Lead LQFP Evaluation Board	SQ-80 ST-80

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9854 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



4– REV. 0

¹The reference clock inputs are configured to accept a 1 V p-p (minimum) dc offset sine wave centered at one-half the applied V DD or a 3 V TTL-level pulse input.

²The I and Q gain imbalance is digitally adjustable to less than 0.01 dB.

³Change in duty cycle from 1 MHz to 100 MHz with 1 V p-p sine wave input and 0.5 V threshold.

⁴Represents comparator's inherent cycle-to-cycle jitter contribution. Input signal is a 1 V, 40 MHz square wave. Measurement device Wavecrest DTS – 2075.

⁵Comparator input originates from analog output section via external 7-pole elliptic LPF. Single-ended input, 0.5 V p-p. Comparator output terminated in 50 Ω. ⁶Simultaneous operation at the maximum ambient temperature of 85 °C and the maximum internal clock frequency of 200 MHz for the 80-lead LQFP, or 300 MHz for the thermally-enhanced 80-lead LQFP may cause the maximum die junction temperature of 150 °C to be exceeded. Refer to the section titled Power Dissipation

and Thermal Considerations for derating and thermal management information. $^7\!\text{All}$ functions engaged.

⁸All functions except inverse sinc engaged.

⁹All functions except inverse sinc and digital multipliers engaged.

Specifications subject to change without notice.

PIN FUNCTION DESCRIPTIONS


Pin No.	Pin Name	Function
1–8	D7-D0	Eight-Bit Bidirectional Parallel Programming Data Inputs. Used only in parallel programming mode.
9, 10, 23, 24, 25, 73, 74, 79, 80	DVDD	Connections for the Digital Circuitry Supply Voltage. Nominally 3.3 V more positive than AGND and DGND.
11, 12, 26, 27, 28, 72, 75, 76, 77, 78	DGND	Connections for Digital Circuitry Ground Return. Same potential as AGND.
13, 35, 57, 58, 63	NC	No Internal Connection.
14–19	A5-A0	Six-Bit Parallel Address Inputs for Program Registers. Used only in parallel programming mode. A0, A1, and A2 have a second function when the serial programming mode is selected. See immediately below.
(17)	A2/IO RESET	Allows a RESET of the serial communications bus that is unresponsive due to improper programming protocol. Resetting the serial bus in this manner does not affect previous programming nor does it invoke the "default" programming values seen in the Table V. Active HIGH.
(18)	A1/SDO	Unidirectional Serial Data Output for Use in 3-Wire Serial Communication Mode.
(19)	A0/SDIO	Bidirectional Serial Data Input/Output for Use in 2-Wire Serial Communication Mode.
20	I/O UD	Bidirectional Frequency Update Signal. Direction is selected in control register. If selected as an input, a rising edge will transfer the contents of the programming registers to the internal works of the IC for processing. If I/O UD is selected as an output, an output pulse (low to high) of eight system clock cycle duration indicates that an internal frequency update has occurred.
21	WRB/SCLK	Write Parallel Data to Programming Registers. Shared function with SCLK. Serial clock signal associated with the serial programming bus. Data is registered on the rising edge. This pin is shared with WRB when the parallel mode is selected.
22	RDB/CSB	Read Parallel Data from Programming Registers. Shared function with CSB. Chip-select signal associated with the serial programming bus. Active LOW. This pin is shared with RDB when the parallel mode is selected.
29	FSK/BPSK/ HOLD	Multifunction Pin According to the Mode of Operation Selected in the Programming Control Register. If in the FSK mode logic low selects F1, logic high selects F2. If in the BPSK mode, logic low selects Phase 1, logic high selects Phase 2. If in the Chirp mode, logic high engages the HOLD function causing the frequency accumulator to halt at its current location. To resume or commence Chirp, logic low is asserted.
30	SHAPED KEYING	Must First Be Selected in the Programming Control Register to Function. A logic high will cause the I and Q DAC outputs to ramp-up from zero-scale to full-scale amplitude at a preprogrammed rate. Logic low causes the full-scale output to ramp-down to zero-scale at the preprogrammed rate.
31, 32, 37, 38, 44, 50, 54, 60, 65	AVDD	Connections for the Analog Circuitry Supply Voltage. Nominally 3.3 V more positive than AGND and DGND
33, 34, 39, 40, 41, 45, 46, 47, 53, 59, 62, 66, 67	AGND	Connections for Analog Circuitry Ground Return. Same potential as DGND.
36	VOUT	Internal High-Speed Comparator's Noninverted Output Pin. Designed to drive 10 dBm to 50 Ω load as well as standard CMOS logic levels.
42	VINP	Voltage Input Positive. The internal high-speed comparator's noninverting input.
43	VINN	Voltage Input Negative. The internal high-speed comparator's inverting input.
48	IOUT1	Unipolar Current Output of the I or Cosine DAC.
49	IOUT1B	Complementary Unipolar Current Output of the I or Cosine DAC.
51	IOUT2B	Complementary Unipolar Current Output of the Q or Sine or DAC.
52	IOUT2	Unipolar Current Output of the Q or Sine DAC. This DAC can be programmed to accept external 12-bit data in lieu of internal sine data. This allows the AD9854 to emulate the AD9852 control DAC function.

REV. 0 -5-


Pin No.	Pin Name	Function
55	DACBP	Common Bypass Capacitor Connection for Both I and Q DACs. A 0.01 µF chip cap from this pin to AVDD improves harmonic distortion and SFDR slightly. No connect is permissible (slight SFDR degradation).
56	DAC R _{SET}	Common Connection for Both I and Q DACs to Set the Full-Scale Output Current. $R_{SET} = 39.9 / I_{OUT}$. Normal R_{SET} range is from 8 k Ω (5 mA) to 2 k Ω (20 mA).
61	PLL FILTER	This pin provides the connection for the external zero compensation network of the REFCLK Multiplier's PLL loop filter. The zero compensation network consists of a 1.3 k Ω resistor in series with a 0.01 μ F capacitor. The other side of the network should be connected to AVDD as close as possible to Pin 60. For optimum phase noise performance, the REFCLK Multiplier can be bypassed by setting the "Bypass PLL" bit in control register 1E.
64	DIFF CLK ENABLE	Differential REFCLK Enable. A high level of this pin enables the differential clock inputs, REFCLK and REFCLKB (Pins 69 and 68 respectively). The minimum differential signal amplitude required is 800 mV p-p. The centerpoint or common-mode range of the differential signal ranges from 1.6 V to 1.9 V.
68	REFCLKB	The Complementary (180 Degrees Out-of-Phase) Differential Clock Signal. User should tie this pin high or low when single-ended clock mode is selected. Same signal levels as REFCLK.
69	REFCLK	Single-Ended Reference Clock Input or One of Two Differential Clock Signals. Normal 3.3 V CMOS logic levels or 1 V p-p sine wave centered about 1.6 V.
70	S/P SELECT	Selects Between Serial Programming Mode (Logic LOW) and Parallel Programming Mode (Logic High).
71	MASTER RESET	Initializes the serial/parallel programming bus to prepare for user programming; sets programming registers to a "do-nothing" state defined by the default values seen in the Table V. Active on logic high. Asserting MASTER RESET is essential for proper operation upon power-up.

-6- REV. 0

PIN CONFIGURATION











a. DAC Outputs

b. Comparator Output

c. Comparator Input

d. Digital Input

Figure 1. Equivalent Input and Output Circuits

REV. 0 -7-

Figures 2–7 indicate the wideband harmonic distortion performance of the AD9854 from 19.1 MHz to 119.1 MHz Fundamental Output, Reference Clock = 30 MHz, REFCLK Multiplier = 10. Each graph plotted from 0 MHz to 150 MHz.




Figure 2. Wideband SFDR, 19.1 MHz




Figure 3. Wideband SFDR, 39.1 MHz




Figure 4. Wideband SFDR, 59.1 MHz




Figure 5. Wideband SFDR, 79.1 MHz




Figure 6. Wideband SFDR, 99.1 MHz




Figure 7. Wideband SFDR, 119.1 MHz

-8- REV. 0

Figures 8–11 show the trade-off in elevated noise floor, increased phase noise, and occasional discrete spurious energy when the internal REFCLK Multiplier circuit is engaged. Plots with wide (1 MHz) and narrow (50 kHz) spans are shown.




Figure 8. Narrowband SFDR, 39.1 MHz, 1 MHz BW, 300 MHz EXTCLK with REFCLK Multiply Bypassed




Figure 10. Narrowband SFDR, 39.1 MHz, 1 MHz BW, 30 MHz EXTCLK with REFCLK Multiply = $10 \times$




Figure 9. Narrowband SFDR, 39.1 MHz, 50 kHz BW, 300 MHz EXTCLK with REFCLK Multiplier Bypassed




Figure 11. Narrowband SFDR, 39.1 MHz, 50 kHz BW, 30 MHz EXTCLK/REFCLK Multiplier = 10×

Figures 12 and 13 show the slight increase in noise floor both with and without the PLL when slower clock speeds are used to generate the same fundamental frequency, that is, with a 100 MHz clock as opposed to a 300 MHz clock in Figures 10 and 12.




Figure 12. Narrowband SFDR, 39.1 MHz, 50 kHz BW, 100 MHz EXTCLK with REFCLK Multiplier Bypassed




Figure 13. Narrowband SFDR, 39.1 MHz, 50 kHz BW, 10 MHz EXTCLK with REFCLK Multiplier = 10×

REV. 0 _9_

Figures 14 and 15 show the effects of utilizing "sweet spots" in the tuning range of a DDS. Figure 14 represents a tuning word that accentuates the aberrations associated with truncation in the DDS algorithm. Figure 16 is essentially the same output frequency (a few tuning codes over), but it displays much fewer spurs on the output due to the selection of a tuning "sweet spot." Consideration should be given to all DDS applications to exploit the benefit of sweet spot tuning.




Figure 14. The Opposite of a "Sweet Spot." 112.469 MHz with multiple high energy spurs close around the fundamental.




Figure 15. A slight change in tuning word yields dramatically better results. 112.499 MHz with all spurs shifted out-of-band.

Figures 16 and 17 show the narrowband performance of the AD9854 when operating with a 20 MHz reference clock and the REFCLK Multiplier enabled at $10 \times vs$. a 200 MHz external reference clock.




Figure 16. Narrowband SFDR, 39.1 MHz, 50 kHz BW, 200 MHz EXTCLK with REFCLK Multiplier Bypassed






Figure 17. Narrowband SFDR, 39.1 MHz, 50 kHz BW, 10 MHz EXTCLK with REFCLK Multiplier = 10×

-10- REV. 0







a. Residual Phase Noise, 300 MHz Direct Clocking

b. Residual Phase Noise, 300 MHz (10× REFCLK Multiplier Enabled)

Figure 18. Residual Phase Noise (5.2 MHz A_{OUT}), REFCLK Multiplier Disabled, EXTCLK = 300 MHz








Figure 21. Typical Comparator Output Jitter, 40 MHz A_{OUT} , 300 MHz EXTCLK/REFCLK Multiplier Disabled




Figure 20. Supply Current vs. Output Frequency; Variation Is Minimal as a Percentage and Heavily Dependent on Tuning Word




Figure 22. Comparator Rise/Fall Times

REV. 0 -11-






Figure 23. Comparator Toggle Voltage Requirement



a. Quadrature Downconversion



b. Direct Conversion Quadrature Upconverter

Figure 24. Director Quadrature Up/Down Conversion Applications for the AD9854




Figure 25. Chip Rate Generator in Spread Spectrum Application




Figure 26. Using an Aliased Image to Generate a High Frequency




Figure 27. Programmable "Fractional Divide-by-N" Synthesizer

-12- REV. 0




Figure 28a. Agile High-Frequency Synthesizer






Figure 29. Differential Output Connection for Reduction of Common-Mode Signals




NOTES: FLIP DDS QUADRATURE SIGNALS TO SELECT ALTERNATE SIDE-BAND. ADJUST DDS SINE OR COSINE SIGNAL AMPLITUDE FOR GREATEST SIDE-BAND SUPPRESSION. DDS DAC OUTPUTS MUST BE LOW-PASS FILTERED PRIOR TO USE WITH THE AD8346.

Figure 28b. Image Reject Mixer



Analog Frequency Double Application



Clock Frequency Doubler




Figure 30. Frequency Agile Clock Generator Applications for the AD9854

(continued from page 1)

architecture allows the generation of simultaneous quadrature outputs at frequencies up to 150 MHz, which can be digitally tuned at a rate of up to 100 million new frequencies per second. The (externally filtered) sine wave output can be converted to a square wave by the internal comparator for agile clock generator applications. The device provides 14 bits of digitally-controlled phase modulation and single-pin PSK. The on-board 12-bit I and Q DACs, coupled with the innovative DDS architecture, provide excellent wideband and narrowband output SFDR. The Q-DAC can also be configured as a user-programmable control DAC if the quadrature function is not desired. When configured with the on-board comparator, the 12-bit control DAC facilitates static duty cycle control in the high-speed clock generator applications. Two 12-bit digital multipliers permit programmable amplitude modulation, shaped on/off keying and precise amplitude control of the quadrature outputs. Chirp functionality is also included which facilitates wide bandwidth frequency sweeping applications. The AD9854's programmable 4×-20× REFCLK multiplier circuit generates the 300 MHz clock internally from a lower frequency external reference clock. This saves the user the expense and difficulty of implementing a 300 MHz clock source. Direct 300 MHz clocking is also accommodated with either single-ended or differential inputs. Single-pin conventional FSK and the enhanced spectral qualities of "ramped" FSK are supported. The AD9854 uses advanced 0.35 micron CMOS technology to provide this high level of functionality on a single 3.3 V supply.

The AD9854 is available in a space-saving 80-lead LQFP surface mount package and a thermally-enhanced 80-lead LQFP package. The AD9854 is pin-for-pin compatible with the AD9852 single-tone synthesizer. It is specified to operate over the extended industrial temperature range of -40° C to $+85^{\circ}$ C.

OVERVIEW

The AD9854 quadrature output digital synthesizer is a highly flexible device that will address a wide range of applications. The device consists of an NCO with 48-bit phase accumulator, programmable reference clock multiplier, inverse sinc filters, digital multipliers, two 12-bit/300 MHz DACs, high-speed analog comparator, and interface logic. This highly integrated device can be configured to serve as a synthesized LO, agile clock generator, and FSK/BPSK modulator. The theory of operation of the functional blocks of the device, and a technical description of the signal flow through a DDS device, can be found in a tutorial from Analog Devices called "A Technical Tutorial on Digital Signal Synthesis." This tutorial is available on CD-ROM and information on obtaining it can be found at the Analog Devices DDS website at www.analog.com/dds. The tutorial also provides basic applications information for a variety of digital synthesis implementations. The DDS background subject matter is not covered in this data sheet; the functions and features of the AD9854 will be individually discussed herein.

USING THE AD9854

Internal and External Update Clock

This function is comprised of a bidirectional I/O pin, Pin 20, and a programmable 32-bit down-counter. In order for programming changes to be transferred from the I/O Buffer registers to the active core of the DDS, a clock signal (low to high edge) must be externally supplied to Pin 20 or internally generated by the 32-bit Update Clock.

An externally generated Update Clock is internally synchronized with the system clock to prevent partial transfer of program register information due to violation of data setup or hold times. This mode gives the user complete control of when updated program information becomes effective. The default mode is set for internal update clock (Int Update Clk control register bit is logic high). To switch to external update clock mode, the Int Update Clk register bit must be set to logic low. The internal update mode generates automatic, periodic update pulses whose time period is set by the user.

An internally generated Update Clock can be established by programming the 32-bit Update Clock registers (address 16–19 hex) and setting the Int Update Clk (address 1F hex) control register bit to logic high. The update clock down-counter function operates at the system clock/2 (150 MHz maximum) and counts down from a 32-bit binary value (programmed by the user). When the count reaches 0, an automatic I/O Update of the DDS output or functions is generated. The update clock is internally and externally routed on Pin 20 to allow users to synchronize programming of update information with the update clock rate. The time period between update pulses is given as:

$$(N+1) \times (SYSTEM\ CLOCK\ PERIOD \times 2)$$

where N is the 32-bit value programmed by the user. Allowable range of N is from 1 to $(2^{32}-1)$. The internally generated update pulse output on Pin 20 has a fixed high time of eight system clock cycles.

Shaped On/Off Keying

Allows user to control the ramp-up and ramp-down time of an "on/off" emission from the I and Q DACs. This function is used in "burst transmissions" of digital data to reduce the adverse spectral impact of short, abrupt bursts of data. Users must first enable the digital multipliers by setting the OSK EN bit (control register address 20 hex) to logic high in the control register.

Otherwise, if the OSK EN bit is set low, the digital multipliers responsible for amplitude-control are bypassed and the I and Q DAC outputs are set to full-scale amplitude. In addition to setting the OSK EN bit, a second control bit, OSK INT (also at address 20 hex), must be set to logic high. Logic high selects the linear internal control of the output ramp-up or ramp-down function. A logic low in the OSK INT bit switches control of the digital multipliers to user programmable 12-bit registers allowing users to dynamically shape the amplitude transition in practically any fashion. These 12-bit registers, labeled "Output Shape Key I and Output Shape Key Q" are located at addresses 21 through 24 hex in Table V. The maximum output amplitude is a function of the R_{SET} resistor and is not programmable when OSK INT is enabled.




Figure 31. Shaped On/Off Keying

-14- REV. 0




Figure 32. Block diagram of Q-pathway of the digital multiplier section responsible for Shaped Keying function. The I-pathway is similar, except that no alternate 12-bit Q-DAC source register is provided.

Next, the transition time from zero-scale to full-scale must be programmed. The transition time is a function of two fixed elements and one variable. The variable element is the programmable 8-bit RAMP RATE COUNTER. This is a down-counter being clocked at the system clock rate (300 MHz max) that outputs one pulse whenever the counter reaches zero. This pulse is routed to a 12-bit counter that increments one LSB for every pulse received. The outputs of the 12-bit counter are connected to the 12-bit digital multiplier. When the digital multiplier has a value of all zeros at its inputs, the input signal is multiplied by zero, producing zero-scale. When the multiplier has a value of all ones, the input signal is multiplied by a value of one, producing full-scale. There are 4094 remaining fractional multiplier values that will produce output amplitudes corresponding to their binary values.

The two fixed elements are the clock period of the system clock, which drives the Ramp Rate Counter, and the 4096 amplitude steps between zero-scale and full-scale. To give an example, assume that the System Clock of the AD9854 is 100 MHz (10 ns period). If the Ramp Rate Counter is programmed for a minimum count of five, it will take two system clock periods (one rising edge loads the count-down value, the next edge decrements the counter from five to four). The relationship of the 8-bit count-down value to the time period between output pulses is given as:

$$(N+1) \times SYSTEM \ CLOCK \ PERIOD,$$

where N is the 8-bit count-down value. It will take 4096 of these pulses to advance the 12-bit up-counter from zero-scale to full-scale. Therefore, the minimum shaped keying ramp time for a 100 MHz system clock is $4096 \times 6 \times 10$ ns = approximately $246 \, \mu s$. The maximum ramp time will be $4096 \times 256 \times 10$ ns = approximately $10.5 \, \mu s$.

Finally, changing the logic state of Pin 30, "shaped keying" will automatically perform the programmed output envelope functions when OSK INT is high. A logic high on Pin 30 causes the outputs to linearly ramp up to full-scale amplitude and hold until the logic level is changed to low, causing the outputs to ramp down to zero-scale.

I and Q DACs

The 300 MSPS (maximum) sine and cosine wave outputs of the DDS. Their maximum output amplitudes are set by the DAC R_{SET} resistor at Pin 56. These are current-out DACs with a full-scale maximum output of 20 mA; however, a nominal 10 mA

output current provides best spurious-free dynamic range (SFDR) performance. The value of $R_{\rm SET}$ = 39.93/I_{OUT}, where I_{OUT} is in amps. DAC output compliance specification limits the maximum voltage developed at the outputs to –0.5 V to +1 V. Voltages developed beyond this limitation will cause excessive DAC distortion and possibly permanent damage. The user must choose a proper load impedance to limit the output voltage swing to the compliance limits. Both DAC outputs should be terminated equally for best SFDR, especially at higher output frequencies where harmonic distortion errors are more prominent.

Both DACs are preceded by inverse SIN(x)/x filters (a.k.a. inverse sinc filters) that precompensate for DAC output amplitude variations over frequency to achieve flat amplitude response from dc to Nyquist. Digital multipliers follow the inverse sinc filters to allow amplitude control, amplitude modulation and amplitude shaped keying. The inverse sinc filters (address 20 hex, Bypass Inv Sinc bit)) and digital multipliers (address 20 hex, OSK EN bit) can be bypassed for power conservation by setting those bits high. Both DACs can be powered down by setting the DAC PD bit high (address 1D of control register) when not needed.

I-DAC outputs are designated as IOUT1 and IOUT1B, Pins 48 and 49 respectively. Q-DAC outputs are designated as IOUT2 AND IOUT2B, Pins 52 and 51 respectively.

Control DAC

The 12-bit Q DAC can be reconfigured to perform as a "control" or auxiliary DAC. The control DAC output can provide dc control levels to external circuitry, generate ac signals, or enable duty cycle control of the on-board comparator. When the SRC QDAC bit in control register (parallel address 1F hex) is set high, the Q DAC inputs are switched from internal 12-bit Q data source (default setting) to external 12-bit, twos-complement data, supplied by the user. Data is channeled through the serial or parallel interface to the 12-bit Q DAC register (address 26 and 27 hex) at a maximum 100 MHz data rate. This DAC is clocked at the system clock, 300 MSPS (maximum), and has the same maximum output current capability as that of the I DAC. The single R_{SET} resistor on the AD9854 sets the full-scale output current for both DACs. The control DAC can be separately powered down for power conservation when not needed by setting the Q DAC POWER-DOWN bit high (address 1D hex). Control DAC outputs are designated as IOUT2 and IOUT2B (Pins 52 and 51 respectively).

REV. 0 –15–




Figure 33. Normal SIN(x)/x DAC Output Power Envelope Filter

Inverse SINC Function

This filter precompensates input data to both DACs for the SIN(x)/x roll-off function to allow wide bandwidth signals (such as QPSK) to be output from the DACs without appreciable amplitude variations that will cause increased EVM (error vector magnitude). The inverse SINC function may be bypassed to *significantly* reduce power consumption, especially at higher clock speeds. When the Q DAC is configured as a "control" DAC, the inverse SINC function does not apply.

Inverse SINC is engaged by default and is bypassed by bringing the "Bypass Inv SINC" bit high in control register 20 (hex) in Table V.

REFCLK Multiplier

This is a programmable PLL-based reference clock multiplier that allows the user to select an integer clock multiplying value over the range of $4\times$ to $20\times$ by which the REFCLK input will be multiplied. Use of this function allows users to input as little as 15 MHz to produce a 300 MHz internal system clock. Five bits in control register 1E hex set the multiplier value as follows in Table I.




Figure 34. Inverse SIN(x)/x (Inverse SINC) Filter Engaged

The REFCLK Multiplier function can be bypassed to allow direct clocking of the AD9854 from an external clock source. The *system clock* for the AD9854 is either the output of the REFCLK Multiplier (if it is engaged) or the REFCLK inputs. REFCLK may be either a single-ended or differential input by setting Pin 64, DIFF CLK ENABLE, low or high respectively.

PLL Range Bit

The PLL Range Bit selects the frequency range of the REFCLK Multiplier PLL. For operation from 200 MHz to 300 MHz (internal system clock rate) the PLL Range Bit should be set to Logic 1. For operation below 200 MHz, the PLL Range Bit should be set to Logic 0. The PLL Range Bit adjusts the PLL loop parameters for optimized phase noise performance within each range.

Pin 61, PLL FILTER

This pin provides the connection for the external zero compensation network of the PLL loop filter. The zero compensation network consists of a 1.3 k Ω resistor in series with a 0.01 μF capacitor. The other side of the network should be connected to as close as possible to Pin 60, AVDD. For optimum phase noise performance the clock multiplier can be bypassed by setting the "Bypass PLL" bit in control register address 1E.

Table I. REFCLK Multiplier Control Register Values

Multiplier Value	Ref Mult 4	Ref Mult 3	Ref Mult 2	Ref Mult 1	Ref Mult 0
4	0	0	1	0	0
5	0	0	1	0	1
6	0	0	1	1	0
7	0	0	1	1	1
8	0	1	0	0	0
9	0	1	0	0	1
10	0	1	0	1	0
11	0	1	0	1	1
12	0	1	1	0	0
13	0	1	1	0	1
14	0	1	1	1	0
15	0	1	1	1	1
16	1	0	0	0	0
17	1	0	0	0	1
18	1	0	0	1	0
19	1	0	0	1	1
20	1	0	1	0	0

-16-

REV. 0

Differential REFCLK Enable

A high level on this pin enables the differential clock Inputs, REFCLOCK and REFCLOCKB (Pins 69 and 68 respectively). The minimum differential signal amplitude required is 800 mV p-p. The centerpoint or common-mode range of the differential signal can range from 1.6 V to 1.9 V.

When Pin 64 (*DIFF CLK ENABLE*) is tied low, REFCLK (Pin 69) is the only active clock input. This is referred to as the *single-ended* mode. In this mode, Pin 68 (REFCLKB) should be tied low or high, but not left floating.

Parallel|Serial Programming Mode

Setting Pin 70 high invokes parallel mode, whereas setting Pin 70 low will invoke the serial programming mode. Please refer to the text describing the serial and parallel programming protocol contained in this data sheet for further information.

Two control bits located at address 20 hex in the Table V apply only to the serial programming mode. *LSB First* when high, dictates that serial data will be loaded starting with the LSB of the word. When low (the default value), serial data is loaded starting with the MSB of the word. *SDO Active* when high indicates that the SDO pin, Pin 18, is dedicated as an output to read back data from the AD9854 registers. When SDO Active is low (default value), this indicates that the SDIO pin, Pin 19, acts as a bidirectional serial data input and output pin and Pin 18 has no function in the serial mode.

DESCRIPTION OF AD9854 MODES OF OPERATION

There are five programmable modes of operation of the AD9854. Selecting a mode requires that three bits in the Control Register (parallel address 1F hex) be programmed as follows in Table II.

Table II. Mode Selection Table

Mode 2	Mode 1	Mode 0	Result
0	0	0	SINGLE-TONE
0	0	1	FSK
0	1	0	RAMPED FSK
0	1	1	CHIRP
1	0	0	BPSK

In each mode, engaging certain functions may or may not be permitted. Shown in Table III is a listing of some important functions and their availability for each mode.

Single-Tone (Mode 000)

This is the default mode when master reset is asserted or when it is user-programmed into the control register. The Phase Accumulator, responsible for generating an output frequency, is presented with a 48-bit value from Frequency Tuning Word 1 registers whose default values are zero. Default values from the remaining applicable registers will further define the single-tone output signal qualities.

The default values after a master reset, define a safe, "no output" value resulting in an output signal of 0 Hertz, 0 phase. Upon power-up and reset the output from both I and Q DACs will be a dc value equal to the midscale output current. This is the default mode amplitude setting of zero. Refer to the digital multiplier section for further explanation of the output amplitude control. It will be necessary to program all or some of the 28 program registers to realize a user-defined output signal.

Figure 35 graphically shows the transition from the default condition (0 Hz) to a user defined output frequency (F1).

As with all Analog Devices DDSs, the value of the frequency tuning word is determined using the following equation:

 $FTW = (Desired\ Output\ Frequency \times 2^N)/SYSCLK.$




Figure 35. Default State to User-Defined Output Transition

Table III. Function Availability vs. Mode of Operation

Mode	Phase Adjust 1	Phase Adjust 2	Single-Pin FSK/BPSK or HOLD	Single-Pin Shaped- Keying	Phase Offset or Modulation	Amplitude Control or Modulation	Inverse SINC Filter	Frequency Tuning Word 1	Frequency Tuning Word 2	Automatic Frequency Sweep
Single-Tone	1	X	X	1	1	1	1	1	X	X
FSK	1	X	1	1	✓	✓	1	1	1	X
Ramped FSK	1	X	1	1	✓	✓	1	1	1	1
CHIRP	1	X	1	1	✓	✓	1	1	X	1
BPSK	1	1	1	1	X	1	1	✓	X	X

REV. 0 -17-

Where N is the phase accumulator resolution (48 bits in this instance), frequency is expressed in Hertz, and the FTW, Frequency Tuning Word, is a decimal number. Once a decimal number has been calculated, it must be rounded to an integer and then converted to binary format—a series of 48 binary-weighted 1s or 0s. The fundamental sine wave DAC output frequency range is from dc to 1/2 SYSCLK.

Changes in frequency are phase continuous—that is, the new frequency uses the last phase of the old frequency as the reference point to compute the first new frequency phase.

The I and Q DACs of the AD9854 are always 90 degrees out-of-phase. The 14-bit phase registers (discussed elsewhere in this data sheet) do not independently adjust the phase of each DAC output. Instead, both DAC's are affected equally by a change in phase offset.

The single-tone mode allows the user to control the following signal qualities:

- Output Frequency to 48-Bit Accuracy
- Output Amplitude to 12-Bit Accuracy
 - Fixed, User-Defined, Amplitude Control
 - Variable, Programmable Amplitude Control
 - Automatic, Programmable, Single-Pin-Controlled, "Shaped On/Off Keying"
- Output Phase to 14-Bit Accuracy

Furthermore, all of these qualities can be changed or modulated via the 8-bit parallel programming port at a 100 MHz parallel-byte rate, or at a 10 MHz serial rate. Incorporating this attribute will permit FM, AM, PM, FSK, PSK, ASK operation in the singletone mode.

Unramped FSK (Mode 001)

When selected, the output frequency of the DDS is a function of the values loaded into Frequency Tuning Word registers 1 and 2 and the logic level of Pin 29 (FSK/BPSK/HOLD). A logic low on Pin 29 chooses F1 (frequency tuning word 1, parallel address 4–9 hex) and a logic high chooses F2 (frequency tuning word 2, parallel register address A–F hex). Changes in frequency are phase-continuous and practically instantaneous. (Please refer to pipeline delays in specification table.) Other than F2 and Pin 29 becoming active, this mode is identical to single-tone.

The unramped FSK mode, Figure 36, is representative of traditional FSK, RTTY (Radio Teletype) or TTY (Teletype) transmission of digital data. Frequency transitions occur nearly instantaneously from F1 to F2. This simple method works extremely well and is the most reliable form of digital communication, but it is also wasteful of RF spectrum.

See the following Ramped FSK section for an alternative FSK method that conserves bandwidth.




Figure 36. Traditional FSK Mode




Figure 37. Ramped FSK Mode

-18-

REV. 0




Figure 38. Ramped FSK Mode

Ramped FSK (Mode = 010)

A method of FSK whereby changes from F1 to F2 are not instantaneous but, instead, are accomplished in a frequency sweep or "ramped" fashion. The "ramped" notation implies that the sweep is linear. While linear sweeping or frequency ramping is easily and automatically accomplished, it is only one of many possibilities. Other frequency transition schemes may be implemented by changing the ramp rate and ramp step size "on-the-fly," in piecewise fashion.

Frequency ramping, whether linear or nonlinear, necessitates that many intermediate frequencies between F1 and F2 will be output in addition to the primary F1 and F2 frequencies. Figures 37 and 38 graphically depict the frequency versus time characteristics of a linear ramped FSK signal.

The purpose of ramped FSK is to provide better bandwidth containment than traditional FSK by replacing the instantaneous frequency changes with more gradual, user-defined frequency changes. The dwell time at F1 and F2 can be equal to or much greater than the time spent at each intermediate frequency. The user controls the dwell time at F1 and F2, the number of intermediate frequencies and time spent at each frequency. Unlike unramped FSK, ramped FSK requires the lowest frequency to be loaded into F1 registers and the highest frequency into F2 registers.

Several registers must be programmed to instruct the DDS regarding the resolution of intermediate frequency steps (48 bits) and the time spent at each step (20 bits). Furthermore, the CLR ACC1 bit in the control register should be toggled (low-high-low) prior to operation to assure that the frequency accumulator is starting from an "all zeros" output condition. For piecewise, nonlinear frequency transitions, it is necessary to reprogram the registers *while* the frequency transition is in progress to affect the desired response.

Parallel register addresses 1A–1C hex comprise the 20-bit "Ramp Rate Clock" registers. This is a countdown counter that outputs a single pulse whenever the count reaches zero. The counter is activated any time a logic level change occurs on FSK input Pin 29. This counter is run at the System Clock Rate, 300 MHz maximum. The time period between each output pulse is given as

 $(N+1) \times (SYSTEM\ CLOCK\ PERIOD)$

where N is the 20-bit ramp rate clock value programmed by the user. Allowable range of N is from 1 to $(2^{20}-1)$. The output of this counter clocks the 48-bit Frequency Accumulator shown below in Figure 39. The Ramp Rate Clock determines the amount of time spent at each intermediate frequency between F1 and F2. The counter stops automatically when the destination frequency is achieved. The "dwell time" spent at F1 and F2 is determined by the duration that the FSK input, Pin 29, is held high or low after the destination frequency has been reached.




Figure 39. Block Diagram of Ramped FSK Function

Parallel register addresses 10–15 hex comprise the 48-bit, straight binary, "Delta Frequency Word" registers. This 48-bit word is accumulated (added to the accumulator's output) every time it receives a clock pulse from the ramp rate counter. The output of this accumulator is then added to or subtracted from the F1 or F2 frequency word, which is then fed to the input of the 48-bit Phase Accumulator that forms the numerical phase steps for the sine and cosine wave outputs. In this fashion, the output frequency is ramped up and down in frequency, according to the logic-state of Pin 29. The rate at which this happens is a function of the 20-bit ramp rate clock. Once the destination frequency is achieved, the ramp rate clock is stopped, which halts the frequency accumulation process.

REV. 0 -19-




Figure 40. Effect of Triangle Bit in Ramped FSK Mode

Generally speaking, the Delta Frequency Word will be a much smaller value as compared to that of the F1 or F2 tuning word. For example, if F1 and F2 are 1 kHz apart at 13 MHz, the Delta Frequency Word might be only 25 Hz.

Figure 41 shows that premature toggling causes the ramp to immediately reverse itself and proceed at the same rate and resolution back to originating frequency.




Figure 42. Automatic Linear Ramping Using the Triangle Bit

The control register contains a Triangle bit at parallel register address 1F hex. Setting this bit high in Mode 010 causes an *automatic* ramp-up and ramp-down between F1 and F2 to occur without having to toggle Pin 29 as shown in Figure 40. In fact, the logic state of Pin 29 has no effect once the Triangle bit is set high. This function uses the ramp-rate clock time period and the delta-frequency-word step size to form a *continuously* sweeping linear ramp from F1 to F2 and back to F1 with equal dwell times at every frequency. Using this function, one can automatically sweep from dc to the Nyquist limit or any other two frequencies between dc and Nyquist.




Figure 41. Effect of Premature Ramped FSK Data

-20- REV. 0

In the Ramped FSK mode, with the triangle bit set high, an automatic frequency sweep will begin at either F1 or F2, according to the logic level on Pin 29 (FSK input pin) when the triangle bit's rising edge occurs as shown in Figure 42. If the FSK data bit had been high instead of low, F2 would have been chosen instead of F1 as the start frequency.

Additional flexibility in the ramped FSK mode is provided in the ability to respond to changes in the 48-bit delta frequency word and/or the 20-bit ramp-rate counter on-the-fly *during* the ramping from F1 to F2 or vice versa. To create these nonlinear frequency changes it is necessary to combine several linear ramps in a piecewise fashion whose slopes are different. This is done by programming and executing a linear ramp at some rate or "slope" and then altering the slope (by changing the ramp rate clock or delta frequency word or both). Changes in slope are made as often as needed to form the desired nonlinear frequency sweep response *before* the destination frequency has been reached. These piecewise changes can be precisely timed using the 32-bit Internal Update Clock (see detailed description elsewhere in this data sheet).

Nonlinear ramped FSK will have the appearance of a chirp function that is graphically illustrated in Figure 43. The major difference between a ramped FSK function and a chirp function is that FSK is limited to operation between F1 and F2. Chirp operation has no F2 limit frequency.

Two additional control bits are available in the ramped FSK mode that allow even more options. CLR ACC1, register address 1F hex, will, if set high, clear the 48-bit *frequency accumulator* (ACC1) output with a retriggerable one-shot pulse of one system clock duration. If the CLR ACC1 bit is left high, a one-shot pulse will be delivered on the rising edge of every Update Clock. The effect is to interrupt the current ramp, reset the frequency back to the start point, F1 or F2, and then continue to ramp up (or down) at the previous rate. This will occur even when a static F1 or F2 destination frequency has been achieved. (See Figure 43.)

Next, CLR ACC2 control bit (register address 1F hex) is available to clear both the *frequency accumulator* (ACC1) and the *phase*

accumulator (ACC2). When this bit is set high, the output of the phase accumulator will result in 0 Hz output from the DDS. As long as this bit is set high, the frequency and phase accumulators will be cleared, resulting in 0 Hz output. To return to previous DDS operation, CLR ACC2 must be set to logic low.

Chirp (Mode 011)

This mode is also known as pulsed FM. Most chirp systems use a linear FM sweep pattern although any pattern may be used. This is a type of spread spectrum modulation that can realize "processing gain." In radar applications, use of chirp or pulsed FM allows operators to significantly reduce the output power needed to achieve the same result as a single-frequency radar system would produce. Figure 43 represents a very low-resolution nonlinear chirp meant to demonstrate the different "slopes" that are created by varying the time steps (ramp rate) and frequency steps (delta frequency word).

The AD9854 permits precise, internally generated linear or externally programmed nonlinear pulsed or continuous FM over a user-defined frequency range, duration, frequency resolution and sweep direction(s). A block diagram of the FM chirp components is shown in Figure 44.




Figure 44. FM Chirp Components




Figure 43. Example of a Nonlinear Chirp

REV. 0 –21–

Basic FM Chirp Programming Steps

- 1. Program a start frequency into Frequency Tuning Word 1 (parallel register addresses 4–9 hex) hereafter called FTW1.
- 2. Program the frequency step resolution into the 48-bit, *twos complement*, Delta Frequency Word (parallel register addresses 10–15 hex).
- 3. Program the rate of change (time at each frequency) into the 20-bit Ramp Rate Clock (parallel register addresses 1A–C).
- 4. When programming is complete, an I/O update pulse at Pin 20 will engage the program commands.

The necessity for a twos complement Delta Frequency Word is to define the direction in which the FM chirp will move. If the 48-bit delta frequency word is negative (MSB is high) then the incremental frequency changes will be in a negative direction from FTW1. If the 48-bit word is positive (MSB is low) then the incremental frequency changes will be in a positive direction.

It is important to note that the FTW1 is only a starting point for FM chirp. There is no built-in restraint requiring a return to FTW1. Once the FM chirp has left FTW1 it is free to move (under program control) within the Nyquist bandwidth (dc to 1/2 system clock). *Instant* return to FTW1 is easily achieved, though, and this option is explained in the next few paragraphs.

Two control bits are available in the FM Chirp mode that will allow practically instantaneous return to the beginning frequency, FTW1, or to 0 Hz. First, CLR ACC1 bit, register address 1F hex, will, if set high, clear the 48-bit frequency accumulator (ACC1) output with a retriggerable one-shot pulse of one system clock duration. The 48-bit Delta Frequency Word input to the accumulator is unaffected by CLR ACC1 bit. If the CLR ACC1 bit is left high, a one-shot pulse will be delivered to the Frequency Accumulator (ACC1) on every rising edge of the I/O Update Clock. The effect is to interrupt the current chirp, reset the frequency back to FTW1, and continue the chirp at the previously programmed rate and direction. Clearing the Frequency Accumulator in the chirp mode is illustrated in Figure 45. Not shown in the diagram is the I/O update signal, which is either usersupplied or internally generated. A discussion of I/O Update is presented elsewhere in this data sheet.

Next, CLR ACC2 control bit (register address 1F hex) is available to clear both the *frequency accumulator* (ACC1) and the *phase accumulator* (ACC2). When this bit is set high, the output of the phase accumulator will result in 0 Hz output from the DDS. As long as this bit is set high, the frequency and phase accumulators will be cleared, resulting in 0 Hz output. To return to previous DDS operation, CLR ACC2 must be set to logic low. This bit is useful in generating pulsed FM.




Figure 45. Effect of CLR ACC1 in FM Chirp Mode

-22- REV. 0




Figure 46. Effect of CLR ACC2 in FM Chirp Mode




Figure 47. Illustration of HOLD Function

FM Chirp

Figure 46 graphically illustrates the effect of CLR ACC2 bit upon the DDS output frequency. Note that reprogramming the registers while the CLR ACC2 bit is high allows a new FTW1 frequency and slope to be loaded.

Another function that is available only in the chirp mode is the HOLD pin, Pin 29. This function will stop the clocking signal to the ramp rate counter that will, in turn, halt any further clocking pulses to the frequency accumulator, ACC1. The effect is to halt the chirp and hold the output frequency in a static condition at the frequency existing just before HOLD was pulled high. When the HOLD pin is returned low, the clocks are resumed and chirp continues. During a hold condition, user may change the programming registers; however, the ramp rate counter must resume operation at its previous rate until a count of zero is obtained before a new ramp rate count can be loaded. Figure 47 illustrates the effect of the hold function on the DDS output frequency.

Users may utilize the 32-bit automatic I/O Update counter when constructing complex chirp or ramped FSK sequences. Since this internal counter is synchronized with the AD9854 System Clock, it allows precisely timed program changes to be invoked. In this manner, user is only required to reprogram the desired registers before the automatic I/O Update pulse is generated. A complete discussion of this function is presented elsewhere in this data sheet.

In the chirp mode, the destination frequency is not directly specified. If the user fails to control the chirp, the DDS will control itself by naturally confining its output between dc and Nyquist; however, unless terminated by the user, the chirp will continue until power is removed.

It is the user's choice as to what occurs when the chirp destination frequency is reached. Here are a few of the choices:

 Stop and hold at the destination frequency using the HOLD pin, or by loading all zeros into the Delta Frequency Word registers of the frequency accumulator (ACC1).

REV. 0 –23–

- 2. Stop using the hold pin function, then ramp-down the output amplitude using the digital multiplier stages and the Shaped Keying pin, Pin 30, or via program register control (addresses 21–24 hex).
- Stop and abruptly terminate the transmission using the CLR ACC2 bit.
- 4. Continue chirp by reversing direction and returning to the previous, or another, destination frequency in a linear or user-directed manner. If this involves going down in frequency, a negative 48-bit Delta Frequency Word (the MSB is set to "1") must be loaded into registers 10–15 hex. Any decreasing frequency step of the Delta Frequency Word requires the MSB to be set to logic high.
- 5. Continue chirp by immediately returning to the F1 beginning frequency in a sawtooth fashion and repeat the previous chirp process again. This is where CLR ACC1 control bit is used. An automatic, repeating chirp can be setup using the 32-bit Update Clock to issue CLR ACC1 commands at precise time intervals. Adjusting the timing intervals or changing the Delta Frequency Word will change the chirp range. It is incumbent upon the user to balance the chirp duration and frequency resolution to achieve the proper frequency range.

BPSK (Mode 100)

Binary, biphase or bipolar phase shift keying is a means to rapidly select between two preprogramming 14-bit output phase offsets that will identically affect both the I and Q outputs of the AD9854. The logic-state of Pin 29, BPSK pin, controls the selection of Phase Adjust register number 1 or 2. When low, Pin 29 selects Phase Adjust register 1; when high, Phase Adjust register 2 is selected. Figure 48 illustrates phase changes made to four cycles of an output carrier.

Basic BPSK programming steps:

- 1. Program a carrier frequency into Frequency Tuning Word 1.
- 2. Program appropriate 14-bit phase words in Phase Adjust registers 1 and 2.
- 3. Attach BPSK data source to Pin 29.
- 4. Activate I/O Update pulse when ready.

If phase shift keying is not the objective, but rather a broader range of phase offsets is needed, the user should select the Single Tone mode and program Phase Adjust register 1 using the serial or high-speed parallel programming bus.

IlO Port Buffers—100 MHz, 8-bit parallel or 10 MHz serial loading, SPI-compatible. The programming mode is selected externally via the serial/parallel (S/P Select) pin. I/O Buffers can be written to, or read from, according to the signals supplied to the Read (RDB) and Write pins (WRB) and the 6-bit address (A0–A5) in the parallel mode or to CSB, SCLK and SDIO pins in the Serial mode.

Data in the I/O Port Buffers is stored until overwritten by changes in program instructions supplied by the user or until power is removed. An I/O Update clocks-in the data from the I/O Buffers to the DDS Programming Registers where it is executed.

AM—amplitude modulation of the I and Q DACs is possible using the I/O port to control 12-bit digital multiplier stages that precede the DACs. The multipliers can also be used to set the DAC outputs between zero- and full-scale for static amplitude adjustment. Both I and Q DAC amplitudes are individually programmable. See the "Shaped On/Off Keying" description for more information. Shaped keying function does not apply to the Q DAC when configured as a Control DAC. In this instance, the user is in control of the Control DAC output level via the 12-bit QDAC register at address 26 and 27 hex of the programming registers

High-Speed Comparator—optimized for high speed, >300 MHz toggle rate, low jitter, sensitive input, built-in hysteresis and an output level of 1 V p-p minimum into 50 Ω or CMOS logic levels into high impedance loads. The comparator can be separately powered down to conserve power. This comparator is used in "clock generator" applications to square up a bandpass or low-pass filtered sine wave.

Eight-Bit Ramp Rate Clock—when Shaped On/Off Keying is engaged, this down-counter takes the system clock (300 MHz maximum), and divides it by an 8-bit binary value (programmed by the user) to produce a user-defined clock. The clock outputs one pulse every time the counter counts down to zero. This clock is




Figure 48. BPSK Mode

-24- REV. 0

used to set the rate-of-change of the 12-bit digital multipliers of the I and Q DACs to perform an output shaping function.

Twenty-Bit Ramp Rate Clock—when selected, this down-counter takes the system clock (300 MHz maximum) and divides it by a 20-bit binary value (programmed by the user) to produce a user-defined clock. The clock outputs one pulse every time the counter counts down to zero. This clock is used to set the rate-of-frequency-change of the ramped FSK or FM Chirp modes.

Forty-Eight-Bit Delta Frequency Register—is used only in the Chirp and ramped-FSK modes. This register is loaded with a 48-bit word that represents the frequency increment value of Frequency Accumulator (ACCU 1) whose output will be added to a frequency that is set in either F1 or F2 frequency registers. This register is periodically incremented at a rate set by the 20-bit ramp rate clock (150 MHz maximum).

Forty-Eight-Bit Delta Frequency Register—is programmed with a 48-bit Frequency Tuning Word that is input to the 48-bit Phase Accumulator (ACCU 2) and determines the output frequency of the DDS in the single-tone mode. When ramped-FSK or Chirp are selected, this register is sent to a digital adder where it is summed with the output of ACCU 1 before being input to ACCU 2. Therefore, the signal sent to ACCU 2 may be either static or changing at a rate of up to 150 million 48-bit frequency tuning words per second.

Power-Down—Several individual stages, when not needed, can be powered down to reduce power consumption via the programming registers while still maintaining functionality of desired stages. These stages are identified in the Register Layout table, address 1D hex. Power-down is achieved by setting the specified bits to logic high. A logic low indicates that the stages are powered up.

Furthermore, and perhaps most significantly, two intensely digital stages, the Inverse Sinc filters and the Digital Multiplier stages, can be bypassed to achieve significant power reduction through programming of the control registers in address 20 hex. Again, logic high will cause the stage to be bypassed. Of particular importance is the Inverse Sinc filter as this stage consumes a significant amount of power.

A full power-down occurs when all four PD Bits in control register 1D hex are set to logic high. This reduces power consumption to approximately 10 mW (3 mA).

Master RESET—logic high active, must be held high for a minimum of 10 system clock cycles. This causes the communications bus to be initialized and loads default values listed in the Table V.

REV. 0 –25–

Table V. Register Layout. Shaded Sections Comprise the Control Register

Parallel Address	Serial Address				AD9854 Regi	ster Layout						
Hex	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value		
00 01	0		Phase Adjust Register #1 <13:8> (Bits 15, 14 don't care) Phase Adjust Register #1 <7:0> Phase 1									
02 03	1		Phase Adjust Register #2 <13:8:> (Bits 15, 14 don't care) Phase Adjust Register #2 <7:0> Phase 2									
04 05 06 07 08	2	Frequency Frequency Frequency Frequency	Frequency Tuning Word 1 <47:0> Frequency Tuning Word 1 <39:32> Frequency Tuning Word 1 <31:24> Frequency Tuning Word 1 <23:16> Frequency Tuning Word 1 <15:8> Frequency Tuning Word 1 <7:0>									
0A 0B 0C 0D 0D 0E 0F	3	Frequency Frequency Frequency Frequency	Frequency Tuning Word 1 <7:0> (1) Frequency Tuning Word 2 <47:40> Frequency 2 Frequency Tuning Word 2 <39:32> (2) Frequency Tuning Word 2 <31:24> (3) Frequency Tuning Word 2 <23:16> (4) Frequency Tuning Word 2 <15:8> (6) Frequency Tuning Word 2 <7:0> (7)									
10 11 12 13 14 15	4	Delta Freq Delta Freq Delta Freq Delta Freq	Delta Frequency Word <47:40> Delta Frequency Word <39:32> Delta Frequency Word <31:24> Delta Frequency Word <23:16> Delta Frequency Word <15:8>							00h 00h 00h 00h 00h 00h		
16 17 18 19	5	Update Clo	Update Clock <31:24> Update Clock <23:16> Update Clock <15:8> Update Clock <7:0>							00h 00h 00h 40h		
1A 1B 1C	6	Ramp Rate	Clock <19:16 Clock <15:8> Clock <7:0>	6> (Bits 23, 22	2, 21, 20 don't	care)				00h 00h 00h		
1D 1E	7	Don't Care	Don't Care	Don't Care	Comp PD	Reserved, Always Low	QDAC PD	DAC PD	DIG PD	00h		
1F		Don't Care	PLL Range	Bypass PLL	Ref Mult 4	Ref Mult 3	Ref Mult 2	Ref Mult 1	Ref Mult 0	64h		
20		CLR ACC 1	CLR ACC 2	Triangle	SRC QDAC	Mode 2	Mode 1	Mode 0	Int Update Clk	01h		
		Don't Care	Bypass Inv Sinc	OSK EN	OSK INT	Don't Care	Don't Care	LSB First	SDO Active	20h		
21 22	8	1 -	ape Key I Mul ape Key I Mul	t <11:8> (Bits t <7:0>	15, 14, 13, 12	don't care)				00h 00h		
23 24	9	_	Output Shape Key Q Mult <11:8> (Bits 15, 14, 13, 12 don't care)							00h 00h		
25	A	Output Sha	ape Key Ramp	Rate <7:0>						80h		
26 27	В	-	, ,	14, 13, 12 don	,	ment format)				00h 00h		

-26- REV. 0

Interfacing and Programming the AD9854

The AD9854 Register Layout, shown in Table V, contains the information that programs the chip for the desired functionality. While many applications will require very little programming to configure the AD9854, some will make use of all twelve accessible register banks. The AD9854 supports an 8-bit byte parallel I/O operation or an SPI-compatible serial I/O operation. All accessible registers can be written and read back in either I/O operating mode.

An external pin, S/P SELECT, is used to configure the I/O mode. Systems that use the parallel I/O mode must connect the S/P SELECT pin to $V_{\rm DD}$. Systems that operate in the serial I/O mode must tie the S/P SELECT pin to GND.

Regardless of mode, the I/O port data is written to a buffer memory that does NOT affect operation of the part until the contents of the buffer memory are transferred to the register banks. This transfer of information occurs synchronously to the system clock and occurs in one of two ways:

- 1. Internally, controlled at a rate programmable by the user or,
- 2. Externally, controlled by the user. I/O operations can occur in the absence of REFCLK but the data cannot be moved from the buffer memory to the register bank without REFCLK. See the Update Clock Operation section of this document for details.

Parallel I/O Operation

With the S/P SELECT pin tied high, the parallel I/O mode is active. The I/O port is compatible with industry standard DSPs and microcontrollers. Six address bits, eight bidirectional data bits and separate write/read control inputs make up the I/O port pins.

Parallel I/O operation allows write access to each byte of any register in a single I/O operation at 100 MHz. Read back capability for each register is included to ease designing with the AD9854. Reads are not guaranteed at 100 MHz as they are intended for software debug only.

Parallel I/O operation timing diagrams are shown in the Figures 49 and 50.




Figure 49. Parallel Port Read Timing Diagram




Figure 50. Parallel Port Write Timing Diagram

-27-

REV. 0

Serial Port I/O Operation

With the S/P SELECT pin tied low, the serial I/O mode is active. The AD9854 serial port is a flexible, synchronous, serial communications port allowing easy interface to many industry-standard microcontrollers and microprocessors. The serial I/O is compatible with most synchronous transfer formats, including both the Motorola 6905/11 SPI and Intel 8051 SSR protocols. The interface allows read/write access to all twelve registers that configure the AD9854 and can be configured as a single pin I/O (SDIO) or two unidirectional pins for in/out (SDIO/SDO). Data transfers are supported in most significant bit (MSB) first format or least significant bit (LSB) first format at up to 10 MHz.

When configured for serial I/O operation, most pins from the AD9854 parallel port are inactive; some are used for the serial I/O. Table VI describes pin requirements for serial I/O.

Table VI. Serial I/O Pin Requirements

Pin Number	Pin Name	Serial I/O Description
1, 2, 3, 4, 5, 6, 7, 8	D[7:0]	The parallel data pins are not active, tie to VDD or GND.
14, 15, 16	A[5:3]	The parallel address Pins A5, A4, A3 are not active, tie to VDD or GND.
17	A2	IO RESET
18	A1	SDO
19	A0	SDIO
20	I/O UD	Update Clock. Same functionality for Serial Mode as Parallel Mode.
21	WRB	SCLK
22	RDB	CSB—Chip Select

GENERAL OPERATION OF THE SERIAL INTERFACE

There are two phases to a communication cycle with the AD9854. Phase 1 is the instruction cycle, which is the writing of an instruction byte into the AD9854, coincident with the first eight SCLK rising edges. The instruction byte provides the AD9854 serial port controller with information regarding the data transfer cycle, which is Phase 2 of the communication cycle. The Phase 1 instruction byte defines whether the upcoming data transfer is read or write, and the register address in which to transfer data to/from.

The first eight SCLK rising edges of each communication cycle are used to write the instruction byte into the AD9854. The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the AD9854 and the system controller. The number of data bytes transferred in Phase 2 of the communication cycle is a function of the register address. The AD9854 internal serial I/O controller expects every byte of the register being accessed to be transferred. Table VII describes how many bytes must be transferred.

Table VII. Register Address vs. Data Bytes Transferred

Serial Register Address	Register Name	Number of Bytes Transferred	
0	Phase Offset Tuning Word Register #1	2 Bytes	
1	Phase Offset Tuning Word Register #2	2 Bytes	
2	Frequency Tuning Word #1	6 Bytes	
3	Frequency Tuning Word #2	6 Bytes	
4	Delta Frequency Register	6 Bytes	
5	Update Clock Rate Register	4 Bytes	
6	Ramp Rate Clock Register	3 Bytes	
7	Control Register	4 bytes	
8	I Path Digital Multiplier Register	2 Bytes	
9	Q Path Digital Multiplier Register	2 Bytes	
A	Shaped On/Off Keying Ramp Rate Register	2 Bytes	
B	Q DAC Register	2 Bytes	

At the completion of any communication cycle, the AD9854 serial port controller expects the next eight rising SCLK edges to be the instruction byte of the next communication cycle. In addition, an active high input on the IO RESET pin immediately terminates the current communication cycle. After IO RESET returns low, the AD9854 serial port controller requires the next eight rising SCLK edges to be the instruction byte of the next communication cycle.

All data input to the AD9854 is registered on the rising edge of SCLK. All data is driven out of the AD9854 on the falling edge of SCLK.

Figures 51 and 52 are useful in understanding the general operation of the AD9854 Serial Port.




Figure 51. Using SDIO as a Read/Write Transfer




Figure 52. Using SDIO as an Input, SDO as an Output

–28– REV. 0

Instruction Byte

The instruction byte contains the following information.

Table VIII. Instruction Byte Information

MSB	D6	D5	D4	D 3	D2	D1	LSB
R/W	X	X	X	A3	A2	A1	A0

 R/\overline{W} —Bit 7 of the instruction byte determines whether a read or write data transfer will occur after the instruction byte write. Logic high indicates read operation. Logic zero indicates a write operation.

Bits 6, 5, and 4 of the instruction byte are don't care.

A3, A2, A1, A0—Bits 3, 2, 1, 0 of the instruction byte determine which register is accessed during the data transfer portion of the communications cycle. See Table VIII for register address details.

SERIAL INTERFACE PORT PIN DESCRIPTION SCLK

Serial Clock (Pin 21). The serial clock pin is used to synchronize data to and from the AD9854 and to run the internal state machines. SCLK maximum frequency is 10 MHz.

\overline{CS}

Chip Select (Pin 22). Active low input that allows more than one device on the same serial communications lines. The SDO and SDIO pins will go to a high impedance state when this input is high. If driven high during any communications cycle, that cycle is suspended until $\overline{\text{CS}}$ is reactivated low. Chip Select can be tied low in systems that maintain control of SCLK.

SDIO

Serial Data I/O (Pin 19). Data is always written into the AD9854 on this pin. However, this pin can be used as a bidirectional data line. The configuration of this pin is controlled by Bit 0 of register address 20h. The default is logic zero, which configures the SDIO pin as bidirectional.

SDO

Serial Data Out (Pin 18). Data is read from this pin for protocols that use separate lines for transmitting and receiving data. In the case where the AD9854 operates in a single bidirectional I/O mode, this pin does not output data and is set to a high impedance state.

IO RESET

Synchronize I/O Port (Pin 17). Synchronizes the I/O port state machines without affecting the addressable registers contents. An active high input on IO RESET pin causes the current communication cycle to terminate. After IO RESET returns low (Logic 0) another communication cycle may begin, starting with the instruction byte write.

NOTES ON SERIAL PORT OPERATION

The AD9854 serial port configuration bits reside in Bits 1 and 0 of register address 20h. It is important to note that the configuration changes *immediately* upon a valid I/O update. For multibyte transfers, writing this register may occur during the middle of a communication cycle. Care must be taken to compensate for this new configuration for the remainder of the current communication cycle.

The system must maintain synchronization with the AD9854 or the internal control logic will not be able to recognize further instructions. For example, if the system sends the instruction to write a 2-byte register, then pulses the SCLK pin for a 3-byte register (24 additional SCLK rising edges), communication synchronization is lost. In this case, the first 16 SCLK rising edges after the instruction cycle will properly write the first two data bytes into the AD9854, but the next eight rising SCLK edges are interpreted as the next instruction byte, NOT the final byte of the previous communication cycle.

In the case where synchronization is lost between the system and the AD9854, the IO RESET pin provides a means to reestablish synchronization without reinitializing the entire chip. Asserting the IO RESET pin (active high) resets the AD9854 serial port state machine, terminating the current IO operation and putting the device into a state in which the next eight SCLK rising edges are understood to be an instruction byte. The SYNC IO pin must be deasserted (low) before the next instruction byte write can begin. Any information that had been written to the AD9854 registers during a valid communication cycle prior to loss of synchronization will remain intact.




Figure 53. Timing Diagram for Data Write to AD9854




Figure 54. Timing Diagram for Read from AD9854

REV. 0 –29–




Figure 55. Data Write Cycle, SCLK Idle High




Figure 56. Data Read Cycle, 3-Wire Configuration, SCLK Idle Low

MSB/LSB TRANSFERS

The AD9854 serial port can support both most significant bit (MSB) first or least significant bit (LSB) first data formats. This functionality is controlled by Bit 1 of serial register bank 20h. When this bit is set active high, the AD9854 serial port is in LSB first format. This bit defaults low, to the MSB first format. The instruction byte must be written in the format indicated by Bit 1 of serial register bank 20h. That is, if the AD9854 is in LSB first mode, the instruction byte must be written from least significant bit to most significant bit.

Update Clock Operation

Programming the AD9854 is asynchronous to the system clock with all data being stored in a buffer memory that does not immediately affect the part operation. The buffer memory is transferred to the register bank synchronous to system clock. The register bank information affects part operation.

This transfer of data can occur automatically, with frequency of updates programmable by the user, or can occur completely under user control.

Complete user control, referred to as external update mode, allows the user to drive the I/O UD signal from their ASIC or DSP. The AD9854 I/O UD pin is configured as an input in external update mode. A rising edge on I/O UD indicates to the AD9854 that the contents of the buffer memory is to be transferred to the register bank. The design uses an edge detector to signal the AD9854 to transfer data which allows a very small minimum high pulse width requirement (two system clock periods). Its important to note that if the user keeps I/O UD high, the AD9854 will NOT continuously update the register bank.

Internal update mode, in which the AD9854 transfers data from the buffer memory to the register bank automatically, configures the AD9854 I/O UD pin as an output. The AD9854 generates a high pulse on I/O UD pin to signal the user that the buffer memory has just been transferred to the register bank. The minimum high pulsewidth is designed to be eight system clock cycles (min). The I/O UD signal can be used as an interrupt within the system. Its important to note that as an output I/O UD pin will not have anything approaching a 50/50 duty cycle for slower update rates.

Programming the Update Clock register for values less than five will cause the I/O UD pin to remain high. The update clock functionality still works, its just that the user cannot use the signal as an indication that data is transferring. This is an affect of the minimum high pulse time when I/O UD is an output.

For internal update clock operation, the rate which the updates occur is programmed into the update clock register. The update clock register is 32 bits and the value written into the register corresponds to HALF the number of clock cycles between updates. That is, if a value of 00_00_00_0A (hex), is written into the update clock register the rising edge of the I/O UD pin will occur every 20 cycles (0A hex equals 10 decimal).

CONTROL REGISTER

The Control Register is located in the shaded portion of the Table V at address 1D through 20 hex. It is composed of 32 bits. Bit 31 is located at the top left position and Bit 0 is located in the lower right position of the shaded table portion. The register has been subdivided below to make it easier to locate the text associated with specific control categories.

-30- REV. 0

Power-Down Functions

Four bits are available to power down the AD9854. Each bit is active high, that is, they default low and a Logic 1 causes the power-down function to be working, The four bits all reside in the same control byte such that one IO write cycle can complete a full power-down by writing all four bits true simultaneously. The four bits are located in Control Register [28, 26:24] and are described below. The default state for these bits is Logic 0, inactive.

CR[31:29] are open.

CR[28] is the comparator power-down bit. When set (Logic 1), this signal indicates to the comparator that a power-down mode is active. This bit is an output of the digital section and is an input to the analog section.

CR[27] must always be written to logic zero. Writing this bit to Logic 1 causes the AD9854 to stop working until a master reset is applied.

CR[26] is the Q DAC power-down bit. When set (Logic 1), this signal indicates to the Q DAC that a power-down mode is active.

CR[25] is the full DAC power-down bit. When set (Logic 1), this signal indicates to both the I and Q DACs as well as the reference that a power-down mode is active.

CR[24] is the digital power-down bit. When set (Logic 1), this signal indicates to the digital section that a power-down mode is active. Within the digital section, the clocks will be forced to dc, effectively powering down the digital section. The REFCLK input will still be seen by the PLL and the PLL will continue to output the higher frequency.

REFCLK Multiplier PLL Functions

Seven control register bits, located in the Control Register [22:16] positions, relate to the PLL.

CR[23] is reserved. Write to zero.

CR[22] is the PLL range bit. The PLL range bit controls the VCO gain. The power-up state of the PLL range bit is Logic 1, higher gain for frequencies above 200 MHz.

CR[21] is the bypass PLL bit, active high. When active, the PLL is powered down and the REFCLK input is used to drive the system clock signal. The power-up state of the bypass PLL bit is Logic 1, PLL bypassed.

CR[20:16] bits are the PLL multiplier factor. These bits are the REFCLK multiplication factor unless the bypass PLL bit is set. The PLL multiplier valid range is from 4 to 20, inclusive.

Other Operational Functions

CR[15] is the clear accumulator 1 bit. This bit has a one-shot type function. When written active, Logic 1, a clear accumulator 1 signal is sent to the DDS logic, resetting the accumulator value to zero. The bit is then automatically reset, but the buffer memory is not reset. This bit allows the user to easily create a sawtooth

frequency sweep pattern with very little (or no) user input required. This bit is intended for chirp mode only, but there is no logic to suppress its functionality in other modes.

CR[14] is the clear accumulator bit. This bit, active high, holds both the accumulator 1 and accumulator 2 values at zero for as long as the bit is active. This allows the DDS phase to be initialized via the I/O port.

CR[13] is the triangle bit. When this bit is set, the AD9854 will automatically perform a continuous frequency sweep from F1 to F2 frequencies and back. The effect is a triangular frequency sweep. When this bit is set, the operating mode must be set to ramped FSK.

CR[12] is the source Q DAC bit on the AD9854 only. When set, the Q path DAC accepts data from the QDAC Register. For the AD9854, this bit does not require a Logic 1 as the only data available to the Q path DAC is from the QDAC Register.

CR[11:9] are the three bits that describe the five operating modes of the AD9854:

0h = Single-Tone Mode

1h = FSK Mode

2h = Ramped FSK mode

3h = Chirp Mode

4h = PSK Mode

CR[8] is the internal update active bit. When this bit is set to Logic 1, the I/O UD pin is an output and the AD9854 generates the I/O UD signal. When Logic 0, external I/O UD functionality is performed, the I/O UD pin is configured as an input.

CR[7] is reserved. Write to zero.

CR[6] is the bypass of the inverse sinc filter bit. When set, the data from the DDS block goes directly to the output shaped-keying logic and the clock to the inverse sinc filter is stopped. Default is clear, filter enabled.

CR[5] is the shaped keying enable bit. When set the output ramping function is enabled and is performed in accordance with the CR[4] bit requirements.

CR[4] is the internal/external output shaped-keying control bit. When set Logic 1, the shaped-keying factor will be internally generated and applied to both the I and Q paths. When clear, the output shaped-keying function is externally controlled by the user and the shaped-keying factor is the I and Q output shaped-keying factor register values. Defaults low external shaped-keying factors used. The two registers that are the shaped-keying factors also default low such that the output is off at power-up and until the device is programmed by the user.

CR[3:2] are reserved. Write to zero.

CR[1] is the serial port MSB/LSB first bit. Defaults low, MSB first.

CR[0] is the serial port SDO active bit. Defaults low, inactive.

REV. 0 –31–

POWER DISSIPATION AND THERMAL CONSIDERATIONS

The AD9854 is a multifunctional, very high-speed device that targets a wide variety of synthesizer and agile clock applications. The set of numerous innovative features contained in the device each consume incremental power, the sum of which, if enabled in combination, may exceed the safe thermal operating conditions of the device. Careful analysis and consideration of power dissipation and thermal management is a critical element in the successful application of the AD9854 device.

The AD9854 device is specified to operate within the industrial temperature range of -40°C to +85°C. This specification is conditional, however, such that the absolute maximum junction temperature of 150°C is not exceeded. At high operating temperatures, extreme care must be taken in the operation of the device to avoid exceeding the junction temperature which results in a potentially damaging thermal condition.

Many variables contribute to the operating junction temperature within the device, including:

- 1. Package Style
- 2. Selected Mode of Operation
- 3. Internal System Clock Speed
- 4. Supply Voltage
- 5. Ambient Temperature.

The combination of these variables determines the junction temperature within the AD9854 device for a given set of operating conditions.

The AD9854 device is available in two package styles: a thermally-enhanced surface-mount package with an exposed heat sink, and a nonthermally-enhanced surface-mount package. The thermal impedance of these packages is 16°C/W and 38°C/W respectively, measured under still-air conditions.

THERMAL IMPEDANCE

The thermal impedance of a package can be thought of as a thermal resistor that exists between the semiconductor surface and the ambient air. The thermal impedance of a package is determined by package material and its physical dimensions. The dissipation of the heat from the package is directly dependent upon the ambient air conditions and the physical connection made between the IC package and the PCB. Adequate dissipation of power from the AD9854 relies upon all power and ground pins of the device being soldered directly to a copper plane on a PCB. In addition, the thermally-enhanced package of the AD9854ASQ contains a heat sink on the bottom of the package that must be soldered to a ground pad on the PCB surface. This pad must be connected to a large copper plane which, for convenience, may be ground plane. Sockets for either package style of the AD9854 device are not recommended.

JUNCTION TEMPERATURE CONSIDERATIONS

The power dissipation (P_{DISS}) of the AD9854 device in a given application is determined by many operating conditions. Some of the conditions have a direct relationship with P_{DISS} , such as supply voltage and clock speed, but others are less deterministic. The total power dissipation within the device, and its effect on the junction temperature, must be considered when using the device. The junction temperature of the device is given by:

Junction Temperature = (Thermal Impedance × Power Consumption) + Ambient Temperature

Given that the junction temperature should never exceed 150°C for the AD9854, and that the ambient temperature can be 85°C, the maximum power consumption for the AD9854AST is 1.7 W and the AD9854ASQ (thermally-enhanced package) is 4.1 W. Factors affecting the power dissipation are:

Supply Voltage—this obviously affects power dissipation and junction temperature since P_{DISS} equals $V \times I$. Users should design for 3.3 V nominal; however, the device is guaranteed to meet specifications, over the full temperature range and over the supply voltage range of 3.135 V to 3.465 V.

Clock Speed—this directly and linearly influences the total power dissipation of the device, and, therefore, junction temperature. As a rule, the user should always select the lowest internal clock speed possible to support a given application, to minimize power dissipation. Normally the usable frequency output bandwidth from a DDS is limited to 40% of the clock rate to keep reasonable requirements on the output low-pass filter. For the typical DDS application, the system clock frequency should be 2.5 times the highest desired output frequency.

Mode of Operation—the selected mode of operation for the AD9854 has a great influence on total power consumption. The AD9854 offers many features and modes, each of which imposes an additional power requirement. The collection of features contained in the AD9854 target a wide variety of applications and the device was designed under the assumption that only a few would be enabled for any given application. In fact, the user must understand that enabling multiple features at higher clock speeds may cause the junction temperature of the die to be exceeded. This can severely limit the long-term reliability of the device. Figure 57 provides a summary of the power requirements associated with the individual features of the AD9854. This table should be used as a guide in determining the optimum application of the AD9854 for reliable operation.

As can be seen in the Figure 57, the Inverse Sinc filter function requires a significant amount of power, and much forethought and scrutiny should be given to its use. As an alternate approach to maintaining flatness across the output bandwidth, the digital Multiplier function may be used to adjust the output signal level, at a dramatic savings in power consumption. Careful planning and management in the use of the feature set will minimize power dissipation and avoid exceeding junction temperature requirements within the IC.

-32- REV. 0




Figure 57a. Current Consumption vs. Clock Frequency

Figure 57a shows the supply current consumed by the AD9854 over a range of frequencies for two possible configurations: *all circuits enabled* means the output scaling multipliers, the inverse sinc filter, the Q DAC, and the on-board comparator are all enabled. *Basic configuration* means the output scaling multipliers, the inverse sinc filter, the Q DAC, and the on-board comparator are all disabled.




Figure 57b. Current Consumption by Function vs. Clock Frequency

Figure 57b shows the approximate current consumed by each of four functions.

EVALUATION OF OPERATING CONDITIONS

The first step in applying the AD9854 is to select the internal clock frequency. Clock frequency selections above 200 MHz will require the thermally-enhanced package (AD9854ASQ); clock frequency selections of 200 MHz and below may allow the user to use the standard plastic surface-mount package, but more information will be needed to make that determination.

The second step is to determine the maximum required operating temperature for the AD9854 in the given application. Subtract this value from 150°C, which is the maximum junction temperature allowed for the AD9854. For the extended industrial temperature range of 85°C, the result will be 65°C. This is the maximum rise in temperature that the junction may experience due to power dissipation.

The third step is to divide this maximum rise number by the thermal impedance, to arrive at the maximum power dissipation allowed for the application. For the example so far, 65°C divided by both versions of the AD9854 package's thermal impedances of 38°C/W and 16°C/W, yields a total power dissipation limit of 1.7 W and 4.1 W (respectively). This means that for a 3.3 V nominal power supply voltage, the current consumed by the device under full operating conditions must not exceed 515 mA in the standard plastic package and 1242 mA in the thermally-enhanced package. The total set of enabled functions and operating conditions of the AD9854 application must support these current consumption limits.

Figures 57a and Figure 57b may be used to determine the suitability of a given AD9854 application vs. power dissipation requirements. These graphs assume that the AD9854 device will be soldered to a multilayer PCB per the recommended best manufacturing practices and procedures for the given package type. This ensures that the specified thermal impedance specifications will be achieved.

REV. 0 -33-

THERMALLY ENHANCED PACKAGE MOUNTING GUIDELINES

The following are general recommendations for mounting the thermally enhanced exposed heat sink package (AD9854ASQ) to printed circuit boards. The exceptional thermal characteristics of this package depend entirely upon proper mechanical attachment.

Figure 58 depicts the package from the bottom and shows the dimensions of the exposed heat sink. A solid conduit of solder needs to be established between this pad and the surface of the PCB.




Figure 58.

Figure 59 depicts a general PCB land pattern for such an exposed heat sink device. Note that this pattern is for a 64-lead device not an 80-lead, but the relative shapes and dimensions still apply. In this land pattern, a solid copper plane exists inside of the individual lands for device leads. Note also that the solder mask opening is conservatively dimensioned to avoid any assembly problems.




Figure 59.

The thermal land itself must be able to distribute heat to an even larger copper plane such as an internal ground plane. Vias must be uniformly provided over the entire thermal pad to connect to this internal plane. A proposed via pattern is shown in Figure 60. Via holes should be small (12 mils, 0.3 mm) such that they can be plated and plugged. These will provide the mechanical conduit for heat transfer.





Figure 60.

Finally, a proposed stencil design is depicted for screen solder placement. Note that if vias are not plugged, wicking will occur which will displace solder away from the exposed heat sink and the necessary mechanical bond will not be established.



-34- REV. 0

EVALUATION BOARD

An evaluation board is available that supports the AD9854 DDS devices. This evaluation board consists of a PCB, software, and documentation to facilitate bench analysis of the performance of the AD9854 device. It is recommended that users of the AD9854 familiarize themselves with the operation and performance capabilities of the device with the evaluation board. The evaluation board should also be used as a PCB reference design to ensure optimum dynamic performance from the device.

OPERATING INSTRUCTIONS

To assist in proper placement of the pin-header shorting-jumpers, the instructions will refer to direction (left, right, top, bottom) as well as header pins to be shorted. Pin #1 for each three pin-header has been marked on the PCB corresponding with the schematic diagram. When following these instructions, position the PCB so that the text can be read from left to right. The board is shipped with the pin-headers configuring the board as follows:

- REFCLK for the AD9854 is configured as differential. The differential clock signals are provided by the 100LVEL16 differential receiver.
- 2. Input clock for the 100LVEL16 is single-ended via J5. This signal may be 3.3 V CMOS or a 2 V p-p sine wave capable of driving 50 Ω (R8).
- 3. Both DAC outputs from the AD9854 are routed through the two 120 MHz elliptical LP filters and their outputs connected to J3 (Q) and J4 (I).
- 4. The board is set up for software control via the printer port connector.
- 5. Configured for AD9854 operation.

Load the software from the CD onto the host PC's hard disk. Only Windows 9X and NT operating system are supported. Connect a printer cable from the PC to the AD9854 Evaluation Board printer port connector labeled "J11."

Attach power wires to connector labeled "TB1" using the screw-down terminals. This is a plastic connector that press-fits over a 4-pin header soldered to the board. Table IX below shows connections to each pin. DUT = "device under test."

Table IX. Power Requirements for DUT Pins

AVDD 3.3 V	DVDD 3.3 V	VCC 3.3 V	Ground
for All DUT	for All DUT	for All Other	—for All
Analog Pins	Digital Pins	Devices	Devices

Attach REFCLK

There are three possibilities to choose from:

1. On-Board (But Optional) Crystal Clock Oscillator, Y1. Insert an appropriate 3.3 V CMOS clock oscillator. See that the shorting jumper at W5 is located on Pins 1 and 2 (the left two pins). This routes the single-ended oscillator output to a very high speed "Differential Receiver" (the MC100LVEL16), where the signal is transformed to a differential PECL output. To route the differential output signals to AD9854, two more switches must be configured. W9 must have a shorting jumper on Pins 2 and 3 (the right two pins). To engage the differential clocking mode of the AD9854 W3, Pins 2 and 3 (the right two pins) must be connected with a shorting jumper.

- 2. External Differential Clock Input, J5.
- This is actually just another single-ended input that will be routed to the MC100LVEL16 for conversion to differential PECL output. This is accomplished by attaching a 2 V p-p clock or sine wave source to J5. Note that this is a 50 Ω impedance point set by R8. The input signal will be ac-coupled and then biased to the center switching threshold of the MC100LVEL16. Position the shorting jumper of W5 to Pins 2 and 3 (the right two pins) to route the signal at J5 to the differential receiver IC. To route the differential output signals to AD9854, two more switches must be configured. W9 must have a shorting jumper on Pins 2 and 3 (the right two pins). To engage the differential clocking mode of the AD9854 W3, Pins 2 and 3 (the right two pins) must be connected with a shorting jumper.
- 3. External Single-Ended Clock Input, J7. This mode bypasses the MC100LVEL16 and directly drives the AD9854 with your reference clock. Attach a 50 Ω , 2 V p-p sine source that is dc offset to 1.65 V, or a 50 Ω CMOS-level clock source to J7. Remove the shorting jumper from W5 altogether to make certain that the device (U3) Is not Toggling or Self-Oscillating. Set the shorting jumper at W9 on Pins 1 and 2 (the left two pins) to route the REFCLK signal from J7 to Pin 69 of the AD9854. Finally, set the shorting jumper at W3 to Pins 1 and 2 (the left two pins) to place the AD9854 in the single-ended clock mode.

Regardless of the origination, the signals arriving at the AD9854 are called the Reference Clock. If you choose to engage the on-chip REFCLK Multiplier, this signal is the reference clock for the REFCLK Multiplier and the REFCLK Multiplier output becomes the SYSTEM CLOCK. If you choose to bypass the REFCLK Multiplier, the reference clock that you have supplied is directly operating the AD9854 and is, therefore, the system clock.

Three-state control or switch headers W11, W12, W14, and W15 must be shorted to allow the provided software to control the AD9854 evaluation board via the printer port connector J11.

If programming of the AD9854 is not to be provided by the host PC via the ADI software, then headers W11, W12, W14, and W15 should be opened (shorting jumpers removed). This effectively detaches the PC interface and allows the 40-pin header, J10, to assume control without bus contention. Input signals on J10 going to the AD9854 should be 3.3 V CMOS logic levels.

Low-Pass Filter Testing

The purpose of 2-pin headers W7 and W10 (associated with J1 and J2) are to allow the two 50 Ω , 120 MHz filters to be tested during PCB assembly without interference from other circuitry attached to the filter inputs. Normally, a shorting jumper will be attached to each header to allow the DAC signals to be routed to the filters. If the user wishes to test the filters, the shorting jumpers at W7 and W10 should be removed and 50 Ω test signals applied at J1 and J2 inputs to the 50 Ω elliptic filters. User should refer to Figure 62 and the following sections to properly position the remaining shorting jumpers.

REV. 0 –35–

Observing the Unfiltered IOUT1 and the Unfiltered IOUT2 DAC Signals

This allows the viewer to observe the unfiltered DAC outputs at J2 (the "I" signal) and J1 (the "Q" signal). The procedure below simply routes the two 50 Ω terminated analog DAC outputs to the BNC connectors and disconnects any other circuitry. The "raw" DAC outputs will be a series of quantized (stepped) output levels. The default 10 mA output current will develop a 0.5 V p-p signal across the on-board 50 Ω termination. When connected to an external 50 Ω input, the DAC will therefore develop 0.25 V p-p due to the double termination.

- 1. Install shorting jumpers at W7 and W10.
- 2. Remove shorting jumper at W16.
- 3. Remove shorting jumper from 3-pin header W1.
- 4. Install shorting jumper on Pins 1 and 2 (bottom two pins) of 3-pin header W4.

Observing the Filtered IOUT1 and the Filtered IOUT2

This allows viewer to observe the filtered I and Q DAC outputs at J4 (the "I" signal) and J3 (the "Q" signal). This places the 50 Ω (input and output Z) low-pass filters in the I and Q DAC pathways to remove images and aliased harmonics and other spurious signals above the dc to approximately 120 MHz bandpass. These signals will appear as nearly pure sine waves and exactly 90 degrees out-of-phase with each other. These filters are designed with the assumption that the system clock speed is at or near maximum (300 MHz). If the system clock utilized is much less than 300 MHz, for example 200 MHz, unwanted DAC products other than the fundamental signal will be passed by the low-pass filters.

- 1. Install shorting jumpers at W7 and W10.
- 2. Install shorting jumper at W16.
- 3. Install shorting jumper on Pins 1 and 2 (bottom two pins) of 3-pin header W1.
- 4. Install shorting jumper on Pins 1 and 2 (bottom two pins) of 3-pin header W4.
- 5. Install shorting jumper on Pins 1 and 2 (top two pins) of 3-pin header W2 and W8.

Observing the Filtered I_{OUT} and the Filtered $I_{\text{OUT}}B$

This allows viewer to observe only the filtered "I" DAC outputs at J4 (the "true" signal) and J3 (the "complementary" signal). This places the 120 MHz low pass filters in the true and complementary output paths of the I DAC to remove images and aliased harmonics and other spurious signals above approximately 120 MHz. These signals will appear as nearly pure sine waves and exactly 180 degrees out-of-phase with each other. Again, if the system clock used is much less than 300 MHz, for example 200 MHz, then unwanted DAC products other than the fundamental signal will be passed by the low-pass filters.

- 1. Install shorting jumpers at W7 and W10.
- 2. Install shorting jumper at W16.
- 3. Install shorting jumper on Pins 2 and 3 (top two pins) of 3-pin header W1.
- 4. Install shorting jumper on Pins 2 and 3 (top two pins) of 3-pin header W4.
- 5. Install shorting jumper on Pins 1 and 2 (top two pins) of 3-pin header W2 and W8.

To connect the high-speed comparator to the DAC output signals choose either the quadrature filtered output configuration or the complementary filtered output configuration as outlined above. Follow Steps 1 through 4 above, for the desired filtered configuration. Step 5 below will reroute the filtered signals away from their connectors (J3 and J4) and connect them to the $100\,\Omega$ configured comparator inputs. This configures the comparator for differential input without control of the comparator output duty cycle. The comparator output duty cycle should be approximately 50% in this configuration.

5. Install shorting jumper on Pins 2 and 3 (bottom two pins) of 3-pin header W2 and W8.

User may elect to change the R_{SET} resistor, R2 from 3.9 k Ω to 2 k Ω to get a more robust signal at the comparator inputs. This will decrease jitter and extend comparator operating range. This can be accomplished by soldering a second 3.9 k Ω chip resistor in parallel with the provided R2.

Connecting the High-Speed Comparator in a Single-Ended Configuration

This will allow duty cycle or pulse width control and requires that a dc threshold voltage be present at one of the comparator inputs. You may supply this voltage using the "Q DAC" by configuring it as a control DAC in software or by removing the shorting jumper at 2-pin header W6. A 12-bit, twos-complement value is written to the Q-DAC register that will set the IOUT2 output to a static dc level. Allowable hexadecimal values are 7FF (maximum) to 800 (minimum) with all 0s being midscale. The IOUT1 channel will continue to output a filtered sine wave programmed by the user. These two signals are routed to the comparator inputs using W2 and W8 3-pin header switches. The configuration described above entitled "Observing the Filtered I_{OUTB}" must be used. Follow Steps 1 through 4 and then the following Step 5:

5. Install shorting jumper on Pins 2 and 3 (bottom two pins) of 3-pin header W2 and W8.

User should elect to change the R_{SET} resistor from 3900 Ω to 1950 Ω to get a more robust signal at the comparator inputs. This will decrease jitter and extend comparator operating range. User can accomplish this by soldering a second 3.9 k Ω chip resistor in parallel with the provided R2.

-36- REV. 0

The control software for the AD9854/PCB evaluation board is provided on a CD. This brief set of instructions should be used in conjunction with the AD9854/PCB evaluation board schematic. Several numerical entries, such as frequency and phase information, require that the ENTER key by pressed to register that information.

- Select the proper printer port. Click the "Parallel Port" selection in the menu bar. Select the port that matches your PC. If unknown, experiment by performing the following on the selected port. With the part powered up, properly clocked and connected to the PC, select a port and go to the "Mode and Frequency" menu and click the "Reset DUT and Initialize Registers" button. Then go to the "Clock and Amplitude" menu. Once there, click the box next to "Bypass Inverse Sinc Filter"... a check mark will appear in the box... next click the button "Send Control Info to DUT." If the proper port has been selected, the supply current going to the AD9854/ PCB evaluation board should drop by approximately 1/3 when the inverse sinc filters are bypassed. Conversely, the supply current will increase approximately 1/3 when the inverse sinc filters are engaged.
- 2. Normal operation of the AD9854/PCB evaluation board begins with a master reset. Many of the default register values after reset are depicted in the software "control panel." The reset command sets the DDS output amplitude to minimum and 0 Hz, 0 phase-offset as well as other states listed in the AD9854 Register Layout table in the preliminary data sheet.
- 3. The next programming block should be the "Reference Clock and Multiplier" since this information is used to determine the proper 48-bit frequency tuning words that will be entered and calculated later.

- 4. The output amplitude defaults to the 12-bit straight binary multiplier values of the I and Q multiplier registers of 000hex and no output should be seen from the DACs. User should now set both multiplier amplitudes in the Output Amplitude window to a substantial value, such as FFFhex. You may bypass the digital multiplier by clicking the box "Output Amplitude is always Full-Scale" but experience has shown that doing so does not result in best SFDR. It is interesting to note that best SFDR, as much as 11 dB better, is obtained by routing the signal through the digital multiplier and "backing off" on the multiplier amplitude. For instance, FC0 hex produces less spurious signal amplitude than FFF hex. Its a repeatable phenomenon that should be investigated exploited for maximum SFDR (spurious-free dynamic range).
- 5. Refer to this data sheet and evaluation board schematic to understand all the functions of the AD9854 available to the user and to gain an understanding of what the software is doing in response to programming commands.

Applications assistance is available for the AD9854, the AD9854/PCB evaluation board, and all other Analog Devices products. Please call 1/800-ANALOGD.

REV. 0 -37-




Figure 62a. Evaluation Board Schematic

-38- REV. 0




Figure 62b. Evaluation Board Schematic

REV. 0 –39–

Customer Evaluation Board REV C, Bill of Material

#	Quantity	REFDES	Device	Package	Value
1	5	C1, C2, C35, C36, C45	Chip Cap	0805	0.01 μF
2	23	C3, C7, C8, C9, C10, C11, C12, C13, C14,	Chip Cap	0805	0.1 μF
		C15, C16, C17, C18, C19, C20, C22, C23,			·
		C24, C26, C27, C28, C29, C44			
3	2	C4, C37	0805	0805	27 pF
4	2	C5, C38	0805	0805	47 pF
5	3	C6, C21, C25	BCAPTAJD	TAJD	10 μF
6	2	C30, C39	0805	0805	39 pF
	2	C31, C40	0805	0805	22 pF
8	2	C32, C41	0805	0805	2.2 pF
9	2	C33, C42	0805	0805	12 pF
10	2	C34, C43	0805	0805	8.2 pF
11	7	J1, J2, J3, J4, J5, J6, J7	Conn	BNC	
12	1		PCB	GS02669REVC	
13	1	J10	40CONN	SAM5-40	
14	4	L1, L2, L3, L5	Chip Ind	1206	68NH
15	2	L4, L6	Chip Ind	1206	82NH
16	2	R1, R5	RES_SM	1206	51
17	2	R2, R20	RES_SM	1206	3900
18	2	R3, R7	RES_SM	1206	24
19	1	R4	RES_SM	1206	1300
20	3	R6, R8, R19	RES_SM	1206	50
21	2	R9, R10	RES_SM	1206	100
22	2	R11, R14	RES_SM	1206	160
23	2	R12, R13	RES_SM	1206	260
24	4	R15, R16, R17, R18	RES_SM	1206	10K
25	1	RP1	RP1	SIP-10P	10K
26	1	TB	TB4	TB4	
27	1	U1	AD9854	80LQFP	
28	1	U2	74HC125A	SO14	
29	1	U3	MC100LVEL1	SO8NB	
30	4	U4, U5, U6, U7	74HC14	SO14	
31	3	U8, U9, U10	74HC574	SO20WB	
32	1	U11	36PINCONN	CONN	
33	7	W1, W2, W3, W4, W5, W8, W9	JUMP3PIN	SIP-3P	
34	8	W6, W7, W10, W11, W12, W14, W15, W16	2PINJUMP	2PINJUMP	
35	1	Y1	XTAL	COSC	
36	4		PIN SOCK	Amp 5-330808-6	

-40- REV. 0




Figure 63. Assembly Drawing




Figure 64. Top Routing Layer, Layer 1

REV. 0 -41-




Figure 65. Power Plane Layer, Layer 2




Figure 66. Ground Plane Layer, Layer 3

-42- REV. 0





Figure 67. Bottom Routing Layer, Layer 4

REV. 0 -43-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

80-Lead LQFP_ED (SQ-80)



CONTROLLING DIMENSIONS IN MILLIMETERS.
CENTER FIGURES ARE NOMINAL UNLESS OTHERWISE NOTED.

80-Lead LQFP (ST-80)

