

## **Pulse Width Modulator**

AD9561

FEATURES

60 MHz Pulse Rate 8-Bit Resolution

Center, Left or Right Justify Low Power: 700 mW typical Minimum Pulse Width: <5 ns Maximum PW: 100 % Full-scale

APPLICATIONS

Laser Printers Digital Copiers Color Copiers

GENERAL DESCRIPTION


The AD9561 is a second generation high speed, digitally programmable pulse width modulator (PWM). Output pulse width is proportional to an 8-bit DATA input value. Two additional control inputs determine if the pulse is placed at the beginning, middle or end of the clock period. Pulse width and placement can be changed every clock cycle up to 60 MHz.

Pulse width modulation is a well proven method for controlling gray scale and resolution enhancement in scanning laser print engines. Modulating pulse width provides the most cost effective method for continuous tone reproduction and resolution enhancement in low-to-moderate cost scanning electrophotographic systems.

The AD9561 uses precision analog circuits to control dot size so that near-photographic quality images are practical without the high frequency clock signals required by all digital approaches.

The AD9561 has improved features and performance over its predecessor, the AD9560. An improved ramp topology enables control of pulse width through 100% of the dot clock period as opposed to 95% for the AD9560. This enables smooth transition across dot boundaries for line screen applications.

#### FUNCTIONAL BLOCK DIAGRAM



Additionally, input data setup and hold time are symmetrical at 2 ns each, simplifying interface to the system bus.

Finally, chip design and pinout are optimized to decrease sensitivity of analog circuits to digital coupling. (See labout section for detailed recommendations for optimum results.)

Inputs are TTL or CMOS compatible, and outputs are CMOS compatible. The AD9561JR is packaged in a 28-lead plastic SOIC. It is rated over the commercial temperature range, 0°C to +70°C.

#### HIGHLIGHTS

- 1. 60 MHz native printer clock rate.
- 2. Single +5 V power supply.
- 3. On-chip Autocalibration.
- 4. Pulse placement flexibility.
- 5. High resolution: 256 pulse widths.

#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 World Wide Web Site: http://www.analog.com
Fax: 617/326-8703 © Analog Devices, Inc., 1996

# $\label{eq:adjoint_state} \textbf{AD9561-SPECIFICATIONS} \ (+\text{V}_\text{S} = +5\text{ V}; \, \text{R}_\text{SET} = 715\ \Omega, \, \text{CLOCK} = 20\ \text{MHz unless otherwise noted})$

Parameter	Temp	Min	AD9561JR Typ	Max	Units
RESOLUTION		8			Bits
ACCURACY (@ 20 MHz) Differential Nonlinearity Integral Linearity <sup>1</sup> Odd/Even Pulse Mismatch <sup>2</sup>	+25°C +25°C +25°C		±0.5 ±1.5 ±0.75	±2 ±4	LSB LSB LSB
DIGITAL INPUTS Logic "1" Voltage Logic "0" Voltage Input Current Input Capacitance Data Setup Time Data Hold Time Minimum Nock Pulse Width (HIGH)	Full Full Full +25°C Full Full Full	2.0 2.0 2.0	5 0.3 0.3 6	0.8 ±1	V V µA pF ns ns
DYNAMIC PERFORMANCE  Maximum Trigger Rafe  Minimum Propagation Delay (typ) <sup>3</sup> Misimum Propagation Delay (C  Sutput Base Width @ Code 23 <sup>4</sup> Output Pulse Width @ Gode 25 <sup>5</sup> Output Rise Time <sup>5, 6</sup> Output Fall Time <sup>5, 6</sup> RETRACE Propagation Delay	Full +25°C Full Full Full Full Full Full Full Ful	60 12	20 60 5 100 1.8	28	MHz ns ps/°C ns % Clock ns ns
PWM OUTPUT Logic "1" Voltage <sup>5, 6</sup> Logic "0" Voltage <sup>5, 6</sup>	Full Full	46		0.4	V
CAL OUT Logic "1" Voltage Logic "0" Voltage	Full Full	4.6		0.4	V
POWER SUPPLY <sup>7</sup> Positive Supply Current (+5.0 V) Power Dissipation Power Reduce Current Power Reduce Dissipation Power Supply Rejection Ratio Propagation Delay Sensitivity (TEM) <sup>8</sup>	Full Full Full Full +25°C		140 700 70 350	170 850 85 425	mA mW mA mW

#### NOTES

<sup>&</sup>lt;sup>1</sup>Best Fit between codes 25 and 230. INL is very layout sensitive.

<sup>&</sup>lt;sup>2</sup>Due to linearity mismatch in dual ramps.

<sup>&</sup>lt;sup>3</sup>Measured from rising edge of clock to transition of Codes 0 to 255.

<sup>&</sup>lt;sup>4</sup>Minimum pulse width (at 20 MHz) limited by rise time. Pulse width for Code 25 will be greater when CLOCK < 20 MHz.

<sup>&</sup>lt;sup>5</sup>Output load = 10 pF and 2 mA source/sink.

<sup>&</sup>lt;sup>6</sup>Load conditions to test output drive capability. Linearity will degrade with either capacitive or current loading. Best linearity obtained driving a single CMOS input.

<sup>7</sup>All performance specifications valid when supply maintained at +5 V, ±5%.

<sup>&</sup>lt;sup>8</sup>Tested from +4.75 V to +5.25 V.

Specification subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS1 PIN CONFIGURATION Positive Supply Voltage . . . . . . . . . . . . . . . . +7 V Digital Input Voltage Range .....-0.5 V to $V_{\text{DD}}$ 28 D2 D3 Digital Output Current (Sourcing)<sup>2</sup> . . . . . . . . . 10 mA 27 D1 2 D4 26 D0 (LSB) D5 Storage Temperature Range .....-65°C to +150°C 25 SEM/DEM D6 4 Junction Temperature ......+150°C Lead Soldering Temperature (10 sec)<sup>4</sup> .....+300°C D7(MSB) 24 LEM/TEM CLOCK 23 V<sub>DD</sub> V<sub>DD</sub> 7 22 GND <sup>1</sup>Absolute maximum ratings are limiting values, to be applied individually, and AD9561 beyond which serviceability may be impaired. Functional operation under any of TOP VIEW 21 OUT GND these conditions is not necessarily implied. (Not to Scale) <sup>2</sup>CAL OUT should drive a single TTL or CMOS input. V<sub>DD</sub> 9 20 GND 3Typical Thermal Impedance: GND 10 19 V<sub>DD</sub> 28-lead SOIC (plastic) $\theta_{JA} = 71.4 \text{ °C/W}; \theta_{JC} = 23 \text{ °C/W}.$ When soldering surface mount packages in vapor phase equipment, temperature 18 RETRACE CAL OUT 11 sceed 220 of for more than one minute. PWR REDUCE 17 CAL START 13 GND 16 V<sub>DD</sub> 15 GND R<sub>SET</sub> 14 Packag Packag PIN DESCRIPTIONS Model Range Descriptio Option Name cription AD9561JR 0°C to +70 R-28 D3-D7 AD9561JR-REEL\* Digital Data Bits, D 0°C to +70°C 28-Lead SOI Is MSB CLOCK Clock Inpu \*Tape and Reel ordered in multiples of 1000 ICs. $V_{\rm DD}$ +5 V Supply 8 Ground Return 9 +5 V $V_{\mathrm{DD}}$ Supply d Return 10 **GND** 11 CAL OUT Calibration Com ete Outpu POWER REDUCE 12 Place AD9561 in Sleep Mod 13 **GND** Ground Return 14 RSET Ramp Current Set Resistor 15 **GND** Ground Return 16 $V_{\rm DD}$ +5 V Supply 17 CAL START Initiates Calibration Cycle 18 RETRACE Force Output High 19 +5 V Supply $V_{ m DD}$ GND 20 Ground Return 21 OUT Modulated Pulse Out 22 **GND** Ground Return 23 +5 V Supply $V_{\mathrm{DD}}$ 24 LEM/TEM Controls Leading (1) or Trailing (0) Edge Modulation 25 SEM/DEM Controls Single (1) or Dual (0) Edge Modulation 26-28 D0-D2 Digital Data Bits, D0 is LSB

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9561 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



THEORY OF OPERATION





Figure 1. Pulse Pattern Example

1

0



Because of the sensitivity of analog circuits to digital crossfalk, PCB layout is critical for askieving optimum results. Reask read the layout section at the end of this data sheet and follow suggistions completely for best performance.


The AD9561 was designed to facilitate either higher effective resolution or photo-realistic image reproduction on low cost laser print platforms. Its 8-bit pulse width resolution and pulse positioning capabilities combine to offer the highest level of gray shading and resolution enhancement flexibility available. It also includes an autocalibration circuit to minimize external components, and eliminates an extra burden on the system microprocessor.

The Functional Block Diagram illustrates the analog content, comprising ramp generators, DACs and comparators that generate a series of pulses. These pulses are combined in the output logic to form PWM OUT pulses whose width is proportional to the 8-bit DATA and whose position is determined by the SEM/DEM and LEM/TEM inputs.

The AD9561 employs a proprietary ramp topology that eliminates the loss of dynamic range at the ends of the ramp. The Functional Block Diagram is shown for illustration purposes only and does not represent the actual implementation.

#### Modulation Modes

Positioning the width controlled pulses at the beginning, middle or end of the CLOCK period, as shown in Figure 2, adds significantly to the flexibility of the AD9561. This is accomplished through control bit SEM/DEM and LEM/TEM. These acronyms represent Single-Edge Modulation/Dual-Edge Modulation and Leading-Edge Modulation SEM/DEM and LEM/TEM are collectively identified as CONTROL.



Single-Edge Modulation offers two options in which one edge is modulated while the other remains fixed relative to the CLOCK. For Leading-Edge Modulation, the rising edge of the pulse is delayed from the leading edge of the CLOCK proportional to DATA, and the falling edge remains fixed at the end of the CLOCK period. This may also be called "right-hand justified."

0

X

Similarly, Trailing-Edge Modulation has the rising edge fixed on the beginning of the CLOCK period and the falling edge delayed proportional to DATA. This can be called "left-hand justified."

Dual-Edge Modulation is often called "center justified" because the delay of both edges varies relative to the CLOCK. With increasing values for DATA, pulse width increases with its center remaining constant proportional to the CLOCK.

Like DATA, modulation control inputs SEM/DEM, and LEM/TEM can be updated at the CLOCK rate up to 60 MHz.

TEM

DEM

#### Pulse Pattern Example

Figure 1 at the top of the previous page illustrates the PWM OUT of the AD9561 with various DATA and CONTROL inputs. The DATA format is Binary. In the Pulse Pattern Example, the Hexadecimal format is used, i.e., FF<sub>H</sub> represents decimal 255.

The top line shows the CLOCK; the second shows DATA and CONTROL inputs, which are latched on the rising edge of CLOCK. The third line shows the resulting pulse.

The AD9561 DATA and CONTROL inputs are double latched. The OUTPUT pulse labeled "Pulse N" results from DATA and CONTROL values latched in by the first CLOCK, illustrating the one CLOCK period timing delay.

The CONTROL value number for pulse one is shown as xx. This means the value is not important because a 100% pulse will be output for any CONTROL value for DATA value 255 or ikewise, OUTPUT Pulse N is noted as 100% DNC (do not care), also noting that CONTROL value is unimportant.

The fourth DATA CONTROL value is C0/0X. This indicates that the level for LEM/TEM is un mportan when SEM/DEM is

Selecting Rs Because the AD9561 must provide full range of the CLOCK pulse period, the ramp time must be tched to the CLOCK period. All components for the R<sub>SET</sub>, are integrated in the AD9561.

R<sub>SET</sub>, is selected by the user to set the ramp time close to the CLOCK period. The ramps are generated by constant current sources charging on-chip capacitors.

 $R_{SET}$  can be chosen in the range from 226  $\Omega$  for 60 MHz operation to 16.5 kΩ for 1 MHz. Because the absolute value of the on-chip capacitor can vary by  $\pm 20\%$ , the autocalibration circuit is included to fine tune the matching of the ramp time to the CLOCK period.




Figure 3. R<sub>SET</sub> Values vs. CLOCK Frequency

Figure 3 shows approximate values for  $R_{\text{SET}}$  over the operating frequency range. The following equation should be used to determine RSET:

$$R = \frac{30.2068 \times 10^9}{F^{1.04414}}$$

where F is the CLOCK frequency in Hz. The resistor value determined by the equation will generate a current near centerrange of the autocalibration circuit.

#### Autocalibration

The AD9561 should be calibrated when power is applied to the system or after a power reduce cycle.




Figure 4. Autocalibration Timing

Autocalibration is initiated by applying a pulse of 1 µs minimum duration to Pin 17, CAL START. The CLOCK pulse should be applied continuously during calibration. As Figure 4 shows, the initial state of CAL OUT is not known.

During the CAL IN pulse, all internal logic is initialized for calibration and proper synchronization once calibration is complete; the falling edge of CAL IN initiates the Auto-CAL cycle.

uto-CAL is not affect d by the code applied to CONTROL inputs. However to assure that no generated during calibration, it is suggested that all digital

On the falling edge of CAL IN, the ramp s slope possible for the current RSET. Figure 4 shows the RAMP slope increasing as autocalibration adds small incremental curre until it crosses the internal REF LO before the end of the CLOCK period.




Figure 5. Autocalibration Conceptual

The calibration current is incremented on each 32nd CLOCK pulse until the full-scale ramp time is equal to the period of the CLOCK. Cal Complete is detected and CAL OUT goes high when the ramp crosses REF LO before it is reset by the next CLOCK. With a maximum of 64 incremental increases, the maximum autocalibration time,  $t_{A\!C},$  can be calculated by the equation:

$$t_{AC} = \frac{32 \times 64}{F_C}$$
  $F_C = \text{CLOCK}$  frequency in Hertz

where:

REV. 0

This yields the maximum time from the trailing edge of CAL IN to the rising edge of CAL OUT. As an example, the maximum time required for auto-calibration for a system with clock frequency of 20 MHz is 102.4 ms plus the width of the CAL IN pulse.


#### Power Reduce

The POWER REDUCE function permits the user to power down all nonessential circuits when the printer is not active. Applying a Logic "0" to POWER REDUCE decreases the power supply requirement by approximately half.

#### APPLICATIONS

#### **DATA Timing**

Input DATA to the AD9561 is double latched. As a result of the internal timing, the OUTPUT is delayed more than one clock period from its corresponding DATA word. Figure 6 illustrates timing of DATA and CONTROL inputs relative to the CLOCK.



The DATA and CONTROL inputs to the AD9561 are standard master-slave latches. Inputs are latched in on the rising edge of the CLOCK with 2 ns Set-Up time and 2 ns Hold time. This is a design improvement over the AD9560 meant to simplify interfacing the AD9561 to digital processing circuits.

A propagation delay exists between the CLOCK and OUTPUT pulses. The minimum propagation delay can be observed when alternating between codes 0 (00 $_{\rm H}$  hexadecimal) and 255 (FF $_{\rm H}$  hexadecimal). This delay is due in part to normal circuit propagation; the remainder is due to time required to implement the proprietary ramp function. OUTPUT pulse transitions will typically occur 22 ns after the rising edge of CLOCK. It may vary from 10 ns–35 ns over temperature.

#### Transfer Function

Output pulse width increases with increasing DATA values. As the heavy line of Figure 7 shows, the transfer function of the AD9561 is slightly nonideal.





Figure 7. Pulse Width Transfer Function

An ideal transfer would give 0% (or 0 ns) pulse width for a Code 0. As the code is incremented in steps of one, the pulse width would increase by 0.39% until it reached 100% for Code 255.

When operating at high clock rates, several of the most narrow pulses do not reach valid logic Level "1" because of finite rise time. For example, at 20 MHz, a 1.95% pulse (code 5 or 05<sub>H</sub>) would have an expected pulse width of 1 ns. Because the rise time is typically 1.5 ns, this pulse will not reach a full output level. Therefore, depending on the clock rate, the lowest set of codes produces a series of triangle waves increasing in width and amplitude until a pulse of approximately 3 ns–5 ns reaches a proper logic level. Thus, the transfer is flat until about 3 ns–5 ns pulse width (number of codes varies as a function of CLOCK frequency).

Because of the new ramp topology in the AD9561, the transfer function extends slightly greater than 100% (typically 102%) of the clock period. This has the effect of creating smooth transitions at the CLOCK period boundaries instead of the discontinuities produced by the AD9560.



As shown in Figure 8, a Leading Edge Modulated pulse followed by a Trailing Edge Modulated pulse will stay high from the rising edge of the first pulse to the falling edge of the second. This is due to Code 255 being designed to be typically 102% of the CLOCK period. (Dashed lines indicate where transitions would occur if the code for the following or preceding period were 0.) Likewise, no gap occurs for maximum width Trailing Edge Modulation to max pulse width for Dual Edge Modulation. Because the ending and starting characteristics of all modes are symmetrical, any combination of pulses that ends at the boundary of the first period and starts at the boundary of the second period will produce a continuous pulse across the boundary.

For the purposes of printing text, or any time absolute white or black is required, 0 is decoded and a 100% LOW is output in the next CLOCK cycle. Similarly, 255 is detected and the next pulse is 100% HIGH.

### Retrace

The RETRACE function permits driving the output to a constant Logic High. For laser printer applications, applying a logic "1" to RETRACE holds the laser on during the retrace period so end of scan can be detected. Returning it to Logic Low gives control back to the input data bits D0–D7.

#### Grounding and Bypassing

Because the AD9561 uses analog circuits to achieve its superb gray scale resolution, caution must be exercised when incorporating it into the mostly digital controller card for a printer. Achieving the accuracy designed into the AD9561 requires that interference due to improper grounding, power supply noise and digital coupling be minimized by following good layout practices. It is strongly urged that all following recommendations be followed.

Factory characterization proves that a single ground plane dedicated to the AD9561 is most effective. This is atypical of many mixed signal circuits that use separate analog and digital grounds. Due to the operating speed of the AD9561, separate grounds result in erratic performance, which is eliminated by using a single isolated ground plane. This is because the DATA "low" value can be different from the ground value of the AD9561. All pins on the AD9561 labeled GROUND should be connected to the single dedicated ground plane. For best results, it is suggested that this plane be in the first interior layer under the IC. To assure logic evel compatibility from the drive circuits to the AD9561, a single connection to the board's main ground is necessary.

The connection between the dedicated ground plane and the board's main ground should be parallel to the path of the digital signals interfacing to the AD9561 High frequency return current seeks the path most parallel to the signal current. Whenever a parallel path does not exist, ground bounce results.

CLOCK, DATA and CONTROL signal traces should run from the drive logic to the AD9561 in a group parallel to the connection between the system ground and the AD9561 ground. Using more than one signal plane will permit these traces to be as close to the ground interconnection as possible. This results in lowest impedance ground return and minimum ground interference due to digital switching.

Attention to subtle layout characteristics can yield significant improvement in performance of high speed mixed signal ICs. The AD9561 pinouts were chosen for maximum isolation of sensitive pins such as  $R_{\rm SET}$ . The Pin 1 end of the IC should be oriented toward the source of the high speed digital inputs. This will help assure that these signal runs are short, with essentially the same length, thus having equal propagation delays. Most importantly, it will facilitate orienting traces to minimize coupling.

High speed digital traces including DATA, CLOCK, SEM/DEM, LEM/TEM and the OUTPUT should not pass under the body of the IC. The CLOCK, in particular, should enter perpendicular to the IC.

For best results, the OUTPUT trace should exit perpendicular to the IC and pass through a via to a signal layer under the ground plane. This trace or any resistor or other component of the output circuit should not be parallel to  $R_{\text{SET}}$  as electromagnetic coupling can occur, causing the ramp current reference to be noisy and linearity to deteriorate.

Optimally,  $R_{\rm SET}$  should be a chip resistor located on the same side of the board as the AD9561. It should be located close to Pin 14, without being close to the other IC pins.  $R_{\rm SET}$  should be on the top of the board with the AD9561 with no vias to add stray reactance and additional coupling paths.

To reiterate the key layout considerations, high speed digital traces should not be located near the  $R_{\text{SET}}$  pin or under the center of the IC body.

A final interface consideration relates to rise/fall time of the high speed signals. Some logic families have rise and fall times as fast as 2 V/ns. This can result in on-chip parasitic coupling of these signals into the analog section. The undesirable effect can be eliminated by inserting series resistors in the DATA, SEM/DEM and LEM/TEM connections. These resistors, in conjunction with the capacitance of the input pin and bond pad, will form a low pass filter to limit slew rate of the signals. The value of these resistors should be chosen based on trading off slower rise and fall time to possible interference to set up and hold times for faster clock rates.

Power supply noise can also disrupt the linear circuits of the AD9561. Since switching power supplies are becoming the norm in most systems, caution should be exercised to minimize switching noise reaching the AD9561. The IC is designed for maximum power supply rejection. However, frequency content of switching supply noise often exceeds the frequency range of highest rejection. The preferred method would be to use a linear regulator from a higher supply voltage. If this is not practical, insert a ferrite bead in series with the supply connection, If possible, a V<sub>DD</sub> plane or a substantial width trace should connect VDD to Hin 7 first and then connect to each of the other Volta with wide traces. Thorough decoupling will comple s filter for the


All  $V_{\rm DD}$  connections should be connected together. 0.1  $\mu$ I chip capacitors should be connected as closely as possible to each  $V_{\rm DD}$  pin to the dedicated ground plane. Laboratory results indicate that performance is maximized when these chip capacitors are mounted on the same side of the PC card as the AD9561. If mounting chip components on the same side as the AD9561 is not a preferred manufacturing method, due consideration is encouraged to make an exception, at least in the case of  $R_{\rm SET}$  and as many decoupling capacitors as practical. Additionally, a 10  $\mu$ F tantalum capacitor should decouple the supply on the AD9561 side of the regulator or ferrite bead, also to the dedicated ground plane.

For a recommended layout, see the AD9561/PCB data sheet. A copy can be obtained by calling Applications Support at 1-800-ANALOGD.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 28-Lead SOIC (R-28)



PRINTED IN U.S.A.