

Preliminary Technical Data

FEATURES

Cartesian Amplitude and Phase Modulation Frequency Range 700 MHz – 1.0 GHz Continuous Magnitude Control of 0 to –30 dB Continuous Phase Control of 0 to 360 Degrees Output Third Order Intercept +22 dBm Output 1 dB Compression Point +12 dBm Single Supply Voltage 4.75 V – 5.25 V Adjustable Modulation Bandwidth up to 230 MHz Fast Output Power Disable Output Noise Floor –148 dBm/Hz Differential I & Q Control Inputs

APPLICATIONS

RF PA Linearization/RF Predistortion Amplitude and Phase Modulation Variable Impedance-Matched Attenuator and Phase Shifter Smart Antennas CDMA2000, GSM/EDGE Linear Power Amplifiers

RF Vector Modulator 700 – 1000 MHz

AD8340

FUNCTIONAL BLOCK DIAGRAM



Figure 1. AD8340 Functional Block Diagram

GENERAL DESCRIPTION

The AD8340 Vector Modulator performs arbitrary amplitude and phase modulation of an RF signal. Since the RF signal path is linear, the original modulation is preserved. This part can be used as a general-purpose RF modulator, a variable attenuator/phase shifter or a re-modulator. The amplitude can be controlled from a maximum of 0 dB to less than -30 dB and the phase can be shifted continuously over the entire 360 degree range. For 0 dB gain, the AD8340 delivers a P1dB of 12 dBm, an OIP3 of 22 dBm and an output noise floor of -148 dBm/Hz, independent of phase. It can operate over a frequency range from 700 MHz to 1.0 GHz with gain and phase flatness less than 0.2 dB and 0.5 degree.

The base-band inputs in Cartesian I and Q format control the amplitude and phase modulation imposed on the RF input signal. Both I and Q inputs are DC-coupled with a +/-500 mV differential full-scale range. The maximum modulation bandwidth is 230 MHz which can be reduced by adding external capacitors to limit the noise bandwidth on the control lines.

Both the RF inputs and outputs can be used differentially or singleended and must be AC-coupled. The RF input and output impedances are nominally 50 ohms over the operating frequency range. The DSOP pin allows the output stage to be disabled quickly in order to protect subsequent stages from over-drive. The AD8340 operates off supply voltages from 4.75 to 5.25 V while consuming 130 mA.

The AD8340 is fabricated on Analog Devices' proprietary, high performance 25 GHz SOI complementary bipolar IC process. It is available in a 24-pin CSP package and operates over-a -40 to +85 °C temperature range. Evaluation boards are available.

Rev. PrF 1/23/2004

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

AD8340—Specifications

Table 1. $V_s = 5 V$, $T_A = 25^{\circ}C$, $Z_0 = 50 \Omega$, $f = 880 \text{ MHz}$, single-ended source drive to RFIP through 5.6 nH series inductor, RFIM a	c-
coupled through 5.6 nH series inductor to common, differential to single-ended converstion at output using 1:1 balun.	

Parameter (9 pt Myriad Pro, bold)	Conditions	Min	Тур	Max	Unit
OVERALL FUNCTION					
Frequency Range		700		1000	MHz
Maximum Gain	Maximum gain set-point for all phase set- points		0		dB
Minimum Gain	$V_{BBI} = V_{BBQ} = 0V$		-30		dB
Gain Control Range	Relative to maximum gain		30		dB
Phase Control Range	Over 30 dB control range		360		0
Gain Conformance	Any fixed angle over gain range of 0.1 to 0.9		TBD		%
Phase Conformance	Any fixed angle over gain range of 0.1 to 0.9		TBD		0
Gain Flatness	Over any 60 MHz bandwidth		0.25		dB
Group Delay Flatness	Over any 60 MHz bandwidth		10		ps
RF INPUT STAGE	RFIM, RFIP (Pins 3 and 4)				
Input Return Loss	From RFIP to CMRF		10		dB
CARTESIAN CONTROL INTERFACE (I & Q)	IBBP, IBBM, QBBP, QBBM (Pins 21, 22, 9, 10)				
Gain Scaling			2		1/V
Modulation Bandwidth	250 mVpk S-E sinusoidal baseband input		230		MHz
Second Harmonic Distortion	250 mVpk, 1 MHz, sinusoidal baseband input		TBD		dBc
Third Harmonic Distortion	250 mVpk, 1 MHz, sinusoidal baseband input		TBD		dBc
Step Response	For V_{BB} from 0.1 to 0.9		TBD		μs
	For V_{BB} from 0.9 to 0.1		TBD		μs
RF OUTPUT STAGE	RFOP , RFOM (Pins 15, 16)				
Output Return Loss	Measured through balun		10		dB
f = 880 MHz					
Gain	Maximum gain set-point		0		dB
Output Noise Floor	Maximum gain set-point, no input		-148		dBm/Hz
	Pout = TBD, Frequency Offset = 20 MHz		TBD		dBm/Hz
Output IP3	f1 = 880 MHz, f2 = 882.5 MHz, maximum gain set-point		22		dBm
ACPR	IS-95, Single Carrier, Pout = TBD, maximum gain		TBD		
Output 1 dB Compression Point	Maximum gain		12		dBm
POWER SUPPLY	VPS2 (Pins 11, 12, 20); RFOP , RFOM (Pins 15, 16)				
Positive Supply Voltage		4.75	5	5.25	V
Total Supply Current	Includes load current		130		mA
OUTPUT DISABLE	DSOP (Pin 19)				
Disable Threshold			2.5		V
Maximum Attenuation	DSOP = 5 V		40		dB
Enable Response Time	Delay following high to low transition until device meets full specifications		10		ns
Disable Response Time	Delay following low to high transition until device produces full attenuation		TBD		ns

PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS

24 23 VPRF CMRI 1 QFLP	RFIP RFIN CM	0 19 RF VPRF IFLP18
2 QFLM		IFLM17
3 QBBP	4 0 0 0 4 0	IBBP16
4 QBBM	AD8340	IBBM15
5 VPS2		VPS214
6 VPS2 CMOP CMO	PRFOPRFOMCM 9 10 1	DSOP DP CMOP

Figure 2. 24-Lead Leadframe Chip Scale Package (LFCSP)

Table 2. Pin Function Descriptions

Pin No.	Mnemonic	Function
1, 2	QFLP,QFLM	Q baseband input filter pins. Connect optional capacitor to reduce Q baseband channel lowpass corner frequency.
3, 4	QBBP,QBBM	Q channel differential baseband inputs.
5, 6, 14,19,24	VPS2,VPRF	Positive supply voltage. +4.75 - +5.25 V
7, 8, 11, 12, 20, 23	CMOP, CMRF	Device common. Connect via lowest possible impedance to external circuit common.
9, 10	RFOP, RFOM	Differential RF outputs. Must be AC-coupled. Differential impedance 50 Ω nominal.
13	DSOP	Output disable. Pull high to disable output stage.
15, 16	IBBP,IBBM	I channel differential baseband inputs.
17, 18	IFLP,IFLM	I baseband input filter pins. Connect optional capacitor to reduce I baseband channel lowpass corner frequency.
21, 22	RFIP,RFIM	Differential RF inputs. Must be AC-coupled. Differential impedance 50 Ω nominal.

GENERAL STRUCTURE THEORY OF OPERATION

The AD8340 is a linear RF vector modulator with Cartesian baseband controls. A simplified block diagram is given in Figure 1. The RF input is first split into in-phase (I) and quadrature (Q) components. The linear variable attenuators dedicated to each branch scale their respective inputs. The attenuator outputs are then summed and buffered to the output. The RF signal path generally propagates from the left to the right while baseband controls are placed above and below.

By controlling the relative amounts of I and Q signal components that are summed, arbitrary, continuous magnitude and phase control of the input signal is possible. Figure 2 represents a vector gain transfer function of the AD8340 in polar form. The attenuation factor for the I and Q signal components are represented on the x and y-axis, respectively and their vector sum indicates the vector gain at a particular gain and phase set-point. The correspondence between these set-points and the Cartesian inputs, V_{BBI} and V_{BBQ} is given by simple trigonometric identities, Gain_{SP} = sqrt [(V_{BBI}/V_o)2 + (V_{BBQ}/V_o)2]

 $Phase_{SP} = arctan (V_{BBQ}/V_{BBI}),$

where V_o is the baseband scaling constant (500mV) and Gain_{SP} and Phase_{SP} are the desired gain and phase set-points. In general, both V_{BBI} and V_{BBQ} are needed in concert to modulate the gain and the phase.

Pure amplitude modulation is represented by radial movement of the gain vector tip at a fixed angle while pure phase modulation by rotation of the tip around the circle at a fixed radius. Unlike traditional I-Q modulators, the AD8340 is designed to have a linear RF signal path from input to output. Traditional I-Q modulators provide a limited LO carrier path through which any amplitude information is removed.



Figure 3. Simplified architecture of the AD8340

RF Quadrature Generator

The RF input is directly coupled to the quadrature generator, which consists of a multi-stage R16 poly-phase network tuned over the operating frequency range of 700 to 1000 MHz. The recycling nature of the poly-phase network is responsible for generating two replicas of the input signal, which are in precise quadrature, i.e. 90°, to each other. Since the passive network is perfectly linear, the amplitude information is transmitted to both channels unaffected. The quadrature outputs are then separately buffered to drive the respective attenuators. The characteristic impedance of the poly-phase network is used to set the input impedance to the AD8340.

I-Q Attenuators and Baseband Amplifiers

The proprietary linear-responding attenuator structure is an active solution with differential inputs and outputs that offers excellent linearity, low noise, <0.1% conformance error and immunity from mismatches. The "gain", in linear terms, is proportional to its control voltage with a scaling factor designed to be 2/V, i.e. a full-scale gain magnitude of 1 for a +/-500mV differential input, V_{BB}, and a minimum gain magnitude, limited by RF feed-through, of <0.1 for a V_{BB} of 0V. The differential base-band inputs should be centered at about a 500mV common-mode. Single-ended drive is also possible by applying the same common-mode voltage to the unused input and swinging the other input from 0 to 1V. The combination of the baseband amplifiers and attenuators enable maximum modulation bandwidths up to 230 MHz.

Output Amplifier

The output amplifier accepts the sum of the attenuator outputs and delivers a differential output signal into the external load. The output pins must be pulled up to an external supply, preferably through RF chokes. When the 50 ohm load is taken differentially, an output P1dB and IP3 of 12 dBm and 22 dBm are achieved, respectively, at 900 MHz. The output can be taken in single-ended fashion, albeit at lower performance levels.



Figure 4. Vector Gain Representation

EVALUATION BOARD

The evaluation board circuit schematic for the AD8340 is shown in Figure 3. This evaluation board is shipped from the factory without the following components: C11, C12, R1, R3, R7, R9, R16, R17, R18, R19, R20 and R21. These uninstalled components may be installed for optional configurations, as described below.

The evaluation board RF input, J1, is driven from a singleended 50 Ω source. Although the input of the AD8340 is differential, it may be driven single-ended, as provided for on the eval board, with no loss of performance.

The lowpass corner frequency of the baseband I and Q channels can be reduced by installing capacitors in positions C11 and C12. The lowpass corner frequency for either channel is approximated by

$$f_{3dB} \approx \frac{50 kHz \times 10 nF}{C_{external} + 0.5 pF}$$

It is important to note that this is an approximation that has been derived from small signal simulation. The actual lowpass corner frequency may be slightly different than that predicted by this expression.

The I and Q baseband input circuitry on this evaluation board are identical to each other, so the following description applies equally to each. The connections and circuit configuration for the Q baseband input are described below. The baseband input of the AD8340 is requires a differential voltage drive. In the default condition, the evaluation board is set up to allow such drive by connecting the differential voltage source to QBBP, J4, and QBBM, J5. The common mode voltage should be maintained at approximately 0.5 V.

The baseband input of the evaluation board may also be driven with a single-ended voltage. In this case, a 0 Ω resistor is installed in position R18, W1 is installed, R16 remains open, and R17 and/or W2 also remain open. R10 is adjusted to apply the center voltage of the baseband input voltage range (e.g., 0.5 V with reference to common). Then, the baseband drive signal is applied to QBBP, J4. It is equally acceptable to provide a DC bias voltage to the P baseband input by installing the W2 link and a 0 Ω resistor in position R17 and to drive the M port with the baseband signal.

The voltage at the wiper of R10 can also be used to establish a common-mode voltage at pins **QBBP** and **QBBM**, by installing a 0 Ω resistor at R16 and by installing resistors at R1 and R3. In this case, the values of R1 and R3 should be the appropriate value to terminate the transmission lines that are driving QBBP, J4, and QBBM, J5.

Setting SW1 in position A disables the AD8340 output amplifier. With SW1 set to position B and no external voltage applied to Output Disable, J6, the output amplifier is enabled. With SW1 set to position B, a voltage signal such as a pulse can be applied to Output Disable, J6, to exercise the output amplifier disable function.

Table 3. Evaluation Board Configuration Options

Tuble 51 Efficient Dour a Configuration		
Component	Function	Default Conditions
R7, R9, R11, R14, R15, R19, R20, R21,	I Channel Baseband Interface. Resistors R7 and R9 may be	R7, R9, R19 = Not Installed
C15, C19, W3, W4	a specific terminating impedance. Capacitors C15 and C19	R11 = Potentiometer, 2 k Ω , 10 turn (Bourns xxxxxxx)
	are bypass capacitors.	$R14 = 4 k\Omega$ (Size 0603)
	The voltage divider comprised of fixed resistors R14 and R15 and notentiometer R11 can optionally be used to	R15 = 44 k Ω (Size 0603)
	provide a common mode voltage of 0.5 V to the I baseband	R20. R21 = 0 Ω (Size 0603)
	input by installing a 0 Ω resistor in position R19 and	C15, C19 = 0.1 μF (Size 0603)
	suitably-valued resistors in positions R7 and R9.	W3, W4 = jumper
	voltage source, which ranges from 0 V wrt common to 1.0 V	
	wrt common, by setting R11 to produce 0.5 V at its wiper	
	and installing W4, leaving W3 open, if the baseband port that will be driven by an external generator is IBBM_13_1f	
	the baseband input to be driven is IBBP, J2, then install	
	jumper W3 only.	
R1, R3, R10, R12, R13, R16, R17, R18,	Q Channel Baseband Interface . (See "I Channel Baseband	R1, R3, R16 = Not Installed
C16, C20, W1, W2	Interface)	R10 = Potentiometer, 2 k Ω , 10
		$R_{12} - 4 k\Omega$ (Size 0603)
		R13 = 44 kO (Size 0603)
		R17. R18 = 0 Ω (Size 0603)
		C16, C20 = 0.1 μF (Size 0603)
		W1, W2 = jumper
C11, C12	Baseband Lowpass Filtering. By adding capacitor C11	C1, C2 = Not Installed
	between QFLP and QFLM, and C12 between IFLP and	
	interface can be reduced from 230 MHz (nominal) as given	
	by the equation in the Evaluation Board section of this data	
	sheet.	
11, C17, C18	Output Interface . The 1:1 balun transformer, T1, converts	C17, C18 = 100 pF (Size 0603)
	C18 are DC blocks.	M/A-COM
L3, L4, C5, C6	Input Interface. The input impedance of the AD8340	L3, L4 = 5.6 nH (Size 0402)
	requires 5.6 nH inductors in series with RFIP and RFIM for	C5, C6 = 100 pF (Size 0603)
	optimal perfromance when driven by a single-ended 50 Ω line. C5 and C6 are DC blocks.	
R2, R4, R6, C7, C8, C3, C4, C9, C10, C1,	Supply Decoupling	C2, C4, C7, C9, C14 = 0.1 μF (Size
C2, C14, L1, L2		0603)
		C1, C3, C8, C10 = 100 pF (Size 0603)
		R2, R4, R6 = 0 Ω (Size 0603)
		L1, L2 = 120 nH (Size 0603)
C5, C6, C17, C18	DC Blocks on RF Input and Output	C5, C6, C17, C18 = 100 pF (Size 0603)
R8, SW1	Output Disable Interface. The output stage of the AD8340	R8 = 10 k Ω (Size 0603)
	is disabled by applying a high voltage to the DSOP pin,	SW1 = SPDT
	to position B and applying a high voltage to 16. The output	
	stage is enabled via the pulldown resistor R8 when SW1 is	
	switched to position B and no voltage, or a voltage less	
	than the threshold value, is applied to J6.	

Preliminary Technical Data

AD8340



Figure 5. Evaluation Board Schematic

OUTLINE DIMENSIONS



Figure 6. 24-Lead Lead Frame Chip Scale Package

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8340 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table 4. Ordering Guide

AD8340 Products	Temperature Package	Package Description	Package Outline	Branding
AD8340ACP	-40°C to +85°C	24-Lead LFCSP	CP-24	
AD8340-EVAL		Evaluation Board		