RENESAS

4283 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 4283 Group enables fabrication of 8×7 key matrix and has the followin timers;

- an 8-bit timer which can be used to set each carrier wave and has two reload register
- an 8-bit timer which can be used to auto-control and has a reload register.

FEATURES

- Supply voltage 1.8 V to 3.6 V


- Oscillation circuit Ceramic resonance
- Watchdog timer
- Power-on reset circuit
- Voltage drop detection circuit Typical:1.50 V (system reset)

APPLICATION

Various remote control transmitters


Part number	ROM size (× 9 bits)	RAM size (× 4 bits)	Package	ROM type
M34283G2-XXXGP	2048 words	64 words	20P2F-A	QzROM
M34283G2GP	2048 words	64 words	20P2F-A	QzROM (blank)







BLOCK DIAGRAM



PERFORMANCE OVERVIEW

Pa	aramete	r	Function		
Number of bas	ic instru	ctions	68		
Minimum instru	uction ex	ecution time	8.0 μ s (f(XiN) = 4.0 MHz, system clock = f(XiN)/8, VDD = 3 V)		
Memory sizes	ROM		2048 words X 9 bits		
	RAM		64 words X 4 bits		
Input/Output	D0-D3	Output	Four independent output ports		
ports	D4–D7	I/O	Four independent I/O ports with the pull-down function		
	E0-E2	Input	3-bit input port with the pull-down function		
	E0, E1	Output	2-bit output port (E ₀ , E ₁)		
	G0–G3	I/O	4-bit I/O port with the pull-down function		
CARF		Output	1-bit output port; CMOS output		
Timer Timer 1		l	8-bit timer with a reload register		
Timer 2		2	8-bit timer with two reload registers		
Subroutine nesting			4 levels (However, only 3 levels can be used when the TABP p instruction is executed)		
Device structur	re		CMOS silicon gate		
Package			20-pin plastic molded SSOP (20P2F-A)		
Operating temp	perature	range	–20 °C to 85 °C		
Supply voltage			1.8 V to 3.6 V		
Power	Active	mode	400 μΑ		
dissipation			$(f(X_{IN}) = 4.0 \text{ MHz}, \text{ system clock} = f(X_{IN})/8, \text{ VDD} = 3 \text{ V})$		
(typical value)	RAM b	ack-up mode	0.1 μA (Ta=25°C, VDD = 3 V)		

PIN DESCRIPTION

Pin	Name	Input/Output	Function
Vdd	Power supply	—	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
Xin	System clock input	Input	I/O pins of the system clock generating circuit. Connect a ceramic resonator
Хоит	System clock output	Output	between pins XIN and XOUT. The feedback resistor is built-in between pins XIN and XOUT.
D0-D3	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is P-channel open-drain.
D4-D7	I/O port D	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "0." When the built- in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and the pull-down transistor become valid. The output structure is P-channel open-drain.
E0-E2	I/O port E	Output Input	 2-bit (E0, E1) output port. The output structure is P-channel open-drain. 3-bit input port. For input use (E0, E1), set the latch of the specified bit to "0." When the built-in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and the pull-down transistor become valid. Port E2 has an input-only port and has a key-on wakeup function using "H" level sense and pull-down transistor.
G0–G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "0." The output structure is P-channel open-drain. When the built-in pull-down transistor is turned on, the key-on wakeup function using "H" level sense and pull-down transistor become valid.
CARR	Carrier wave output for remote control	Output	Carrier wave output pin for remote control. The output structure is CMOS circuit.

Pin	Connection	Usage condition
D0-D3	Open.	
	Connect to VDD.	
D4-D7	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E2	Open.	
	Connect to Vss.	
G0–G3	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss or Vbb at the shortest distance and use the thick wire against noise.

	1						
Port	Pin	Input/	Output structure	Control	Control	Control	Remark
		Output	Output structure	bits	instructions	registers	Komark
Port D	D0-D3	Output	P-channel open-drain	1 bit	SD		
		(4)			RD		
					CLD		
	D4D7	I/O	•		SD	PU1	Pull-down function and
		(4)			RD		key-on wakeup function
					CLD		(programmable)
					SZD		
Port E	Eo	I/O	P-channel open-drain	Output:	OEA	PU0	Pull-down function and
	E1	(2)		2 bits	IAE		key-on wakeup function
				Input:			(programmable)
	E2	Input		3 bits	IAE		
		(1)					
Port G	G0–G3	I/O	P-channel open-drain	4 bits	OGA	PU0	Pull-down function and
		(4)			IAG		key-on wakeup function
							(programmable)
Port CARR	CARR	Output	CMOS	1 bit	SCAR		
		(1)			RCAR		

PORT FUNCTION

DEFINITION OF CLOCK AND CYCLE


• System clock (STCK) The system clock is the source clock for controlling this product. It can be selected as shown below whether to use the CCK instruction.

CCK instruction	System clock	Instruction clock
When not using	f(XIN)/8	f(XIN)/32
When using	f(Xin)	f(XIN)/4

- Instruction clock (INSTCK) The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling CPU. The one instruction clock cycle is equivalent to one machine cycle.
- Machine cycle The machine cycle is the cycle required to execute the instruction.



PORT BLOCK DIAGRAMS



FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A₀ is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4bit data, and for 8-bit data transfer together with register A. Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example






Fig. 2 RAR instruction execution example








Fig. 4 TABP p instruction execution example

(5) Most significant ROM code reference enable flag (URS) URS flag controls whether to refer to the contents of the most significant 1 bit (bit 8) of ROM code when executing the TABP p instruction. If URS flag is "0," the contents of the most significant 1 bit of ROM code is not referred even when executing the TABP p instruction. However, if URS flag is "1," the contents of the most significant 1 bit of ROM code is set to flag CY when executing the TABP p instruction (Figure 4).

URS flag is "0" after system is released from reset and returned from RAM back-up mode. It can be set to "1" with the URSC instruction, but cannot be cleared to "0."

(6) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions.

Note : The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.






Fig. 5 Stack registers (SKs) structure







(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC_H (most significant bit to bit 7) which specifies to a ROM page and PC_L (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).


Make sure that the $\ensuremath{\text{PC}}\xspace$ not exceed after the last page of the built-in ROM.

(9) Data pointer (DP)


Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).


Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).












Fig. 9 SD instruction execution example



PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

Table 1 ROM size and pages

Part number	ROM size (X 9 bits)	Pages
M34283G2	2048 words	16 (0 to 15)

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with the TABP $\ensuremath{\mathsf{p}}$ instruction.


DATA MEMORY (RAM)


1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 11 shows the RAM map.

Table 2 RAM size

Part number	RAM size
M34283G2	64 words X 4 bits (256 bits)








Fig. 11 RAM map



TIMERS

The 4283 Group has the programmable timer.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer 1 underflow flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).




Fig. 12 Auto-reload function

The 4283 Group timer consists of the following circuit.

- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

These timers can be controlled with the timer control registers V1 and V2. Each timer function is described below.

Table 3 Function related timer

Circuit	Structure	Count source	Frequency	Use of output signal	Control
Circuit	Structure	Count source	dividing ratio		register
Timer 1	8-bit programmable	Carrier wave output (CARRY)	1 to 256	Carrier wave output control	V1
	binary down counter	 Bit 5 of watchdog timer 			
Timer 2	8-bit programmable	• f(XIN)	1 to 256	Carrier wave output	V2
	binary down counter	• f(XIN)/2			
14-bit timer	14-bit fixed frequency	Instruction clock	16384	Watchdog timer	
				Timer 1 count source	






Fig. 13 Timers structure

Table 4 Control registers related to timer

	Timer control register V1		t reset : 0002	at RAM back-up : 0002	W	
1/10	V12 Carrier wave output auto-control bit		Auto-control output by timer 1 is invalid			
V 12			Auto-control output by timer 1 is valid			
V/4 .	Timer 1 count course coloction hit	0	Carrier wave output	it (CARRY)		
V I 1	V11 Timer 1 count source selection bit		Bit 5 of watchdog t	imer (WDT)		
14			Stop (Timer 1 state	e retained)		
V10	Timer 1 control bit	1	Operating			

	Timer control register V2	at reset : 00002		at RAM back-up : 00002	W	
V23			To expand "H" interval is invalid			
VZ3	Carrier wave "H" interval expansion bit	1	To expand "H" inte	rval is valid (when V22=1 selected)		
1/0			Carrier wave gener	Carrier wave generation function invalid		
V22	Carrier wave generation function control bit	1	Carrier wave generation function valid			
1/0		0	f(XIN)			
VZ1	V21 Timer 2 count source selection bit		f(XIN)/2			
1/2-			Stop (Timer 2 state	e retained)		
V20	Timer 2 control bit	1	Operating			

Note: "W" represents write enabled.

- (1) Control registers related to timer
 - Timer control register V1

Register V1 controls the timer 1 count source and autocontrol function of carrier wave output from port CARR by timer 1. Set the contents of this register through register A with the TV1A instruction.

 Timer control register V2 Register V2 controls the timer 2 count source and the carrier wave generation function by timer. Set the contents of this register through register A with the TV2A instruction.

(2) Precautions

Note the following for the use of timers.


- Count source Stop timer 1 or timer 2 counting to change its count source.
 Reading the count value
- Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Watchdog timer Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1 When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.


Timer 1 count operation When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum $\pm 256 \,\mu s$ (at the minimum instruction execution time : 8 μs) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.

- Stop of timer 2
- Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H
 When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.

- Timer 2 carrier wave output function When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function Count starts from the rising edge 2 in Fig. 14 after the first falling edge of the count source, after timer 1 and timer 2 operations start 1 in Fig. 14.

Time to first underflow ③ in Fig. 14 is different from time among next underflow ④ in Fig. 14 by the timing to start the timer and count source operations after count starts.







(3) Timer 1

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1).

When timer is stopped, data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

When timer is operating, data can be set to only reload register R1 with the T1AB instruction.

When setting the next count data to reload register R1 at operating, set data before timer 1 underflows.

Timer 1 starts counting after the following process;

① set data in timer 1,

② select the count source with the bit 1 of register V1, and③ set the bit 0 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 underflow flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

When the bit 2 of register V1 is set to "1," the carrier wave output enable/disable interval of port CARR is alternately generated each timer 1 underflows (Figure 15).

Data can be read from timer 1 to registers A and B. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2

Timer 2 is an 8-bit binary down counter with the timer 2 reload registers (R2H and R2L).

Data can be set simultaneously in timer 2 and the reload register (R2L) with the T2AB instruction.

The contents of reload register (R2L) set with the T2AB instruction can be set again to timer 2 with the T2R2L instruction. Data can be set to reload register (R2H) with the T2HAB instruction.

Timer 2 starts counting after the following process;

① set data in timer 2,

2 select the count source with the bit 1 of register V2, and

③ select the valid/invalid of the carrier wave generation function by bit 2 of register V1 (when this function is valid, select the valid/invalid of the carrier wave "H" interval expansion by bit 3), and

④ set the bit 0 of register V1 to "1."

When the carrier wave generation function is invalid ($V2_2="0"$), the following operation is performed;

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 underflow flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

When the carrier wave generation function is valid (V22="1"), the carrier wave which has the "L" interval set to the reload register R2L and "H" interval set to the reload register R2H can be output (Figure 16).

After the count of the "L" interval of carrier wave is started, timer 2 underflows and the timer 2 underflow flag (T2F) is set

to "1". Then, the "H" interval data of carrier wave is reloaded from the reload register R2H, and count continues.

When timer underflows again after auto-reload, the T2F flag is set to "1". And then, the "L" interval data of carrier wave is reloaded from the reload register R2L, and count continues. After that, each timer underflows, data is reloaded from reload register R2H and R2L alternately.

When a value set in reload register R2H is n, "H" interval of carrier wave is as follows;

- When to expand "H" interval is invalid (V2₃ = "0"), Count source X (n+1), n = 0 to 255
- When to expand "H" interval is valid (V2₃ = "1"), Count source X (n+1.5), n = 1 to 255

When a value set in reload register R2L is m, "L" interval of carrier wave is as follows;

Count source X (m+1), m = 0 to 255


Data can be read from timer 2 to registers A and B. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer underflow flags (T1F, T2F)

Timer 1 underflow flag or timer 2 underflow flag is set to "1" when the timer 1 or timer 2 underflows. The state of flags T1F and T2F can be examined with the skip instruction (SNZT1, SNZT2).

Flags T1F and T2F are cleared to "0" when the next instruction is skipped with a skip instruction.





(When count source is 4.0 MHz, carrier wave is expanded for 125 ns] Timer 2 count source Timer 2 count value 0316 (0216)(0116)(0016) 0216 0116\0016\0316\0216\0116\0016\ 0216 X0116X0016X0316X0216X0116X0016X 0216 (Reload register) (R2L) ŧ ŧ f f (R2H) (R2L) (R2H) (R2L) (R2H) Timer 2 underflow signal 3.5 clocks 3.5 clocks CARRYD interval interval ŧ Carrier wave period Carrier wave period: Timer 2 starts 7.5 clocks 7.5 clocks

Note: When to expand "H" interval of the carrier wave is valid, set "0116" or more to reload register R2H.

Fig. 16 Carrier wave generation example by timer 2



Machine cycle Mi		Mi + 2	
	Mi + 1 TV2A instruction execution cycle	(V20) ←1	
Instruction clock – =f(XIN)/8			
Xin	haanaaaaa	านนับโนน	
XIN/2 (Count source selected)			
Register V20			
Timer 2 count value	0316	0216 0116 0016	0216\0116\0016\0316\0216
(Reload register)	(R2L)		
Timer 2 underflow signal			(R2H) (R2L)
CARRYD			
— Timer 2 count s		ount start timing	
		ount start timing	Mi + 2
— Timer 2 count s Machine cycle Mi	top timing		Mi+2
Machine cycle Mi	top timing		Mi + 2
Machine cycle Mi	top timing		Mi + 2
Machine cycle Mi Instruction clock = =f(XIN)/8 XIN _ XIN/2	top timing		Mi+2
Machine cycle Mi Instruction clock = f(XIN)/8 XIN - XIN/2 (Count source selected)	top timing		Mi+2
Machine cycle Mi Instruction clock = =f(XIN)/8 XIN _ XIN/2	top timing	(V20)←0	Mi+2
Machine cycle Mi Instruction clock = f(XIN)/8 XIN XIN/2 (Count source selected) - Register V20	top timing 	(V20)←0 	Mi+2
Machine cycle Mi Instruction clock =f(XIN)/8 XIN _ XIN/2 (Count source selected) _ Register V20 Timer 2 count value	top timing 	(V20)←0	Mi+2
Machine cycle Mi Instruction clock = f(XIN)/8 XIN _ XIN/2 (Count source selected) - Register V20 Timer 2 count value (Reload register) Timer 2 underflow signal	top timing 	(V20)←0 	Mi+2
Machine cycle Mi Instruction clock =f(XIN)/8 XIN XIN/2 (Count source selected) Register V20 Timer 2 count value (Reload register)	top timing 	(V20)←0 	Mi + 2

Fig. 17 Timer 2 count start/stop timing

WATCHDOG TIMER


Watchdog timer provides a method to reset and restart the system when a program runs wild. Watchdog timer consists of 14-bit timer (WDT) and watchdog timer flags (WDF1, WDF2).

Watchdog timer downcounts the instruction clock (INSTCK) as the count source immediately after system is released from reset. When the timer WDT count value becomes 000016 and underflow occurs, the WDF1 flag is set to "1." Then, when the WRST instruction is not executed before the timer WDT counts 16383, WDF2 flag is set to "1" and internal reset signal is generated and system reset is performed.

Execute the WRST instruction at period of 16383 machine cycle or less to keep the microcomputer operation normal.

Timer WDT is also used for generation of oscillation stabilization time. When system is returned from reset and from RAM backup mode by key-input, software starts after the stabilization oscillation time until timer WDT downcounts to 3E0016 elapses. · Watchdog timer

Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.





LOGIC OPERATION FUNCTION

The 4283 Group has the 4-bit logic operation function. The logic operation between the contents of register A and the low-order 4 bits of register E is performed and its result is stored in register A.

Each logic operation can be selected by setting logic operation selection register LO.

Set the contents of this register through register A with the TLOA instruction. The logic operation selected by register LO is executed with the LGOP instruction.

Table 5 shows the logic operation selection register LO.

Table 5 Logic operation selection register LO

Lo	Logic operation selection register LO		а	t reset : 002	at RAM back-up : 002	W	
					Logic operation function		
LO1		0	0	Exclusive logic OR	operation (XOR)		
	Logic operation selection bits		1	OR operation (OR)	OR operation (OR)		
LOO			0	AND operation (AND)			
		1	1	Not available			

Note: "W" represents write enabled.



RESET FUNCTION

The 4283 Group has the power-on reset circuit, though it does not have $\overline{\text{RESET}}$ pin. System reset is performed automatically at power-on, and software starts program from address 0 in page 0.

In order to make the built-in power-on reset circuit operate efficiently, set the voltage rising time until VDD= 0 to 2.2 V is obtained at power-on 1ms or less.

Note on Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms.
- Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.




Fig. 19 Reset release timing




Fig. 20 Structure of reset pin and its peripherals, and power-on reset operation

(1) Internal state at reset

Table 6 shows port state at reset, and Figure 21 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except shown in Figure 21 are undefined, so set the initial value to them.

Table 6 Port state at reset

Name	State at reset					
D0-D3	High impedance state					
D4D7	High impedance state (Pull-down transistor OFF)					
G0–G3	High impedance state (Pull-down transistor OFF)					
E0, E1	High impedance state (Pull-down transistor OFF)					
CARR	"L" output					

Note: The contents of all output latch is initialized to "0."



• Program counter (PC)
Address 0 in page 0 is set to program counter.
• Power down flag (P)0
• Timer 1 underflow flag (T1F)0
• Timer 2 underflow flag (T2F)0
Timer control register V1
Timer control register V2
Port CARR output flag (CAR)
Pull-down control register PU0
Pull-down control register PU1
Logic operation selection register LO
Most significant ROM code reference enable flag (URS)
Carry flag (CY)
• Register A 1 1 1 1
• Register B 1 1 1 1
• Register X
Register Y
• Stack pointer (SP) 1 1 "X" represents undefined.

Fig. 21 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage at operating and to reset the microcomputer if the supply voltage drops below the specified value (Typ. 1.50 V) or less.

The voltage drop detection circuit is stopped and power dissipation is reduced in the RAM back-up mode with the initialized CPU stopped.


Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.


A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.







RAM BACK-UP MODE

The 4283 Group has the RAM back-up mode.

When the POF instruction is executed, system enters the RAM back-up state.

As oscillation stops retaining RAM, the functions and states of reset circuit at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM. Table 7 shows the function and states retained at RAM back-up. Figure 24 shows the state transition.

(1) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

(2) Cold start condition

The CPU starts executing the software from address 0 in page

- 0 when any of the following conditions is satisfied .
- reset by power-on reset circuit is performed
- · reset by watchdog timer is performed
- · reset by voltage drop detection circuit is performed
- In this case, the P flag is "0."

(3) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

Table 7 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	~
Contents of RAM	0
Port CARR	×
Ports D0-D7	0
Ports E0, E1	0
Port G	0
Timer control registers V1, V2	×
Pull-down control registers PU0, PU1	0
Logic operation selection register LO	×
Timer 1 function, Timer 2 function	×
Timer underflow flags (T1F, T2F)	×
Watchdog timer (WDT)	×
Watchdog timer flags (WDF1, WDF2)	×
Most significant ROM code reference enable	x
flag (URS)	

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2:The stack pointer (SP) points the level of the stack register and is initialized to "112" at RAM back-up.





Fig. 24 State transition





(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode. Table 8 shows the return condition for each return source.

Table 8 Return source and return condition

Return source	Return condition	Remarks		
Ports D4–D7	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is		
	input.	turned ON by register PU1 is valid.		
Ports E0, E1, G	Return by an external "H" level	I Only key-on wakeup function of the port whose pull-down transisto		
	input.	turned ON by register PU0 is valid.		
Port E2	Return by an external "H" level	Key-on wakeup function is always valid.		
	input.			

(5) Pull-down control register

Table 9 Pull-down control registers

Registers PU0 and PU1 are 4-bit registers and control the ON/OFF of pull-down transistor and key-on wakeup function for ports E_0 , E_1 , G and ports D_4 – D_7 .

Set the contents of register PU0 or PU1 through register A with the TPU0A or TPU1A instruction, respectively.

Pull-down control register PU0		at reset : 00002		at RAM back-up : state retained	W	
PU03	Ports G ₂ , G ₃ pull-down transistor control	0	Pull-down transisto	or OFF, key-on wakeup invalid		
P003	bit	1 Pull-down transistor ON, key-on wakeup valid				
PU02	Ports G ₀ , G ₁ pull-down transistor control	0 Pull-down transistor OFF, key-on wakeup invalid				
P002	bit		Pull-down transistor ON, key-on wakeup valid			
PU01			Pull-down transistor OFF, key-on wakeup invalid			
	Port E1 pull-down transistor control bit		Pull-down transistor ON, key-on wakeup valid			
PU00	Port E₀ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid			
F 000		1	Pull-down transistor ON, key-on wakeup valid			

	Pull-down control register PU1		reset : 00002	at RAM back-up : state retained	W		
		0	Pull-down transistor OFF, key-on wakeup invalid				
PU13	Port D7 pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid			
PU12	Port D ₆ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid				
		1	Pull-down transistor ON, key-on wakeup valid				
PU11		0	Pull-down transistor OFF, key-on wakeup invalid				
	Port D ₅ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid				
PU10	Port D4 pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid				
FUID		1	Pull-down transistor ON, key-on wakeup valid				

Note: "W" represents write enabled.



CLOCK CONTROL

The clock control circuit consists of the following circuits.

- System clock generating circuit
- · Control circuit to stop the clock oscillation
- · Control circuit to return from the RAM back-up state




Fig. 27 Clock control circuit structure

System clock signal $f(X_{IN})$ is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins X_{IN} and X_{OUT} at the shortest distance as shown Figure 28. A feedback resistor is built-in between X_{IN} pin and X_{OUT} pin.




Fig. 28 Ceramic resonator external circuit



LIST OF PRECAUTIONS

1 Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01 μ F) between pins VDD and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- · use the thickest wire.
- Port E₂ is also uesd as VPP pin. Connect this pin to Vss through the resistor about 5kΩ which is assigned to E₂/VPP pin as close as possible at the shortest distance.

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register D (3 bits)
- Register E (8 bits)

③Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs)

Stack registers (SK_s) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

^⑤ Notes on unused pins

Pin	Connection	Usage condition
D0-D3	Open.	
	Connect to VDD.	
D4-D7	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E2	Open.	
	Connect to Vss.	
G ₀ –G ₃	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)

 Connect the unused pins to Vss and Vbb at the shortest distance and use the thick wire against noise.

6 Timer

Count source Stop timer 1 or timer 2 counting to change its count source.

 Reading the count value
 Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

- Watchdog timer
 Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1 When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- Timer 1 count operation When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum $\pm 256 \ \mu s$ (at the minimum instruction execution time : 8 μs) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2
- Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H
 When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.
- Timer 2 carrier wave output function When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function Count starts from the rising edge 2 in Fig. 29 after the first falling edge of the count source, after timer 1 and timer 2 operations start 1 in Fig. 29.

Time to first underflow ③ in Fig. 29 is different from time among next underflow ④ in Fig. 29 by the timing to start the timer and count source operations after count starts.




Fig. 29 Count start time and count time when operation starts (T1, T2)

⑦ Program counter

Make sure that the program counter does not specify after the last page of the built-in ROM.



8 Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms.

Also, note that system reset does not occur under the following conditions;

- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.

Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.




Fig. 30 VDD and VDET

In Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

1 Note on product shipped in blank

As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx. 0.1 % may occur.

Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

12 QzROM

- Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

Notes On ROM Code Protect

(QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.



INSTRUCTIONS

The 4283 Group has the 68 instructions. Each instruction is described as follows;

- (1) List of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	D	Port D (8 bits)
В	Register B (4 bits)	E	Port E (3 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
ER	Register E (8 bits)	CARR	Port CARR (1 bit)
V1	Timer control register V1 (3 bits)	CAR	CAR flag (1 bit)
V2	Timer control register V2 (4 bits)		
PU0	Pull-down control register PU0 (4 bits)	х	Hexadecimal variable
PU1	Pull-down control register PU1 (4 bits)	У	Hexadecimal variable
LO	Logic operation selection register LO (2 bits)	р	Hexadecimal variable
		n	Hexadecimal constant which represents the
Х	Register X (2 bits)		immediate value
Y	Register Y (4 bits)	j	Hexadecimal constant which represents the
DP	Data pointer (6 bits)		immediate value
	(It consists of registers X and Y)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (11 bits)		(same for others)
РСн	High-order 4 bits of program counter		
PC∟	Low-order 7 bits of program counter	\leftarrow	Direction of data movement
SK	Stack register (11 bits X 4)	\leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (2 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
R1	Timer 1 reload register	—	Negate, Flag unchanged after executing
T1	Timer 1		instruction
T1F	Timer 1 underflow flag	M(DP)	RAM address pointed by the data pointer
R2H	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2L	Timer 2 reload register	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2	Timer 2		in page p3 p2 p1 p0
T2F	Timer 2 underflow flag	С	Hex. number C + Hex. number x (also same for
WDT	Watchdog timer	+	others)
WDF1	Watchdog timer flag 1	х	
WDF2	Watchdog timer flag 2		
URS	Most significant ROM code reference enable flag		
Р	Power down flag		
STCK	System clock		
INSTCK	Instruction clock		

Note : The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
	ТАВ	$(A) \leftarrow (B)$	40		LA n	$(A) \gets n$	33
	ТВА	(B) ← (A)	42			n = 0 to 15	
ansfer	ΤΑΥ	$(A) \gets (Y)$	42		TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p p=0 \text{ to } 15$	41
ister tra	ΤΥΑ	$(Y) \leftarrow (A)$	44			$(PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0)$ When URS=0	
Register to register transfer	TEAB	$(ER7-ER4) \leftarrow (B)$ $(ER3-ER0) \leftarrow (A)$	43			(B) \leftarrow (ROM(PC))7 to 4 (A) \leftarrow (ROM(PC))3 to 0 When URS=1	
Regi	TABE	$ (B) \leftarrow (ER_7 - ER_4) \\ (A) \leftarrow (ER_3 - ER_0) $	41			$(CY) \leftarrow (ROM(PC))_8$ $(B) \leftarrow (ROM(PC))_7 \text{ to } 4$ $(A) \leftarrow (ROM(PC))_3 \text{ to } 0$	
	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	42			$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	
sess	LXY x, y	$\begin{array}{l} (X) \leftarrow x, x = 0 \text{ to } 3 \\ (Y) \leftarrow y, y = 0 \text{ to } 15 \end{array}$	33	ation	AM	$(A) \gets (A) + (M(DP))$	29
RAM addresses	INY	$(Y) \leftarrow (Y) + 1$	33	Arithmetic operation	AMC	$\begin{array}{l} (A) \leftarrow (A) + (M(DP)) + (CY) \\ (CY) \leftarrow Carry \end{array}$	29
RA	DEY	$(Y) \leftarrow (Y) - 1$	32	\rithme	A n	$(A) \gets (A) + n$	29
	TAM j	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \end{array}$	42		SC	n = 0 to 15 (CY) $\leftarrow 1$	37
	XAM j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$	45		RC	$(CY) \gets 0$	35
		j = 0 to 3			SZC	(CY) = 0 ?	39
şr	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$	45		СМА	$(A) \leftarrow (\overline{A})$	32
transfe		$ \begin{array}{l} j = 0 \text{ to } 3 \\ (Y) \leftarrow (Y) - 1 \end{array} $			RAR	\rightarrow CY \rightarrow A3A2A1A0	35
RAM to register transfer	XAMI j	$(A) \longleftrightarrow (\mathsf{M(DP))}$	45		LGOP	Logic operation instruction	33
AM to r		$(X) \leftarrow (X) EXOR(j)$ j = 0 to 3				XOR, OR, AND	
L Z		$(Y) \leftarrow (Y) + 1$			SB j	(Mj(DP)) ← 1 j = 0 to 3	36
				Bit operation	RB j	(Mj(DP)) ← 0 j = 0 to 3	35
				Bit op	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	39



Grouping	Mnemonic	Function	Page	0	Grouping	Mnemonic	Function	Page
<u> </u>	SEAM	(A) = (M(DP)) ?	38			TV1A	$(V12-V10) \leftarrow (A2-A0)$	44
Comparison operation	SEA n	(A) = n ? n = 0 to 15	37			TAB1	(B) ← (T17–T14) (A) ← (T13–T10)	41
	Ва	(PCL) ← a6–a0	29			T1AB	at timer 1 stop (V1₀=0):	39
Branch operation	BL p, a	$(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	30				$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$	
ranch ol	BA a	$(PCL) \gets (a6a4, A3A0)$	30				at timer 1 operating (V10=1): (R17-R14) \leftarrow (B)	
B	BLA p, a	(РСн) ← р (РСL) ← (а6–а4, Аз–Ао)	30				(R13–R10) ← (A)	
	BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	30			SNZT1	$\begin{array}{l} (T1F) = 1 \ ? \\ (T1F) \leftarrow 0 \end{array}$	38
		(PCH) ← 2 (PCL) ← a6−a0				TV2A	(V23−V20) ← (A3−A0)	44
beration	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	31			TAB2	$ (B) \leftarrow (T27\text{-}T24) \\ (A) \leftarrow (T23\text{-}T20) $	41
Subroutine operation		(PCH) ← p p= 0 to 15 (PCL) ← a6−a0			Timer operation	T2AB	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$	40
S	BMLA p, a	$\begin{split} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \ p = 0 \ to \ 15 \\ (PCL) \leftarrow (a_6-a_4, \ A_3-A_0) \end{split}$	31			T2HAB	$(T23-T20) \leftarrow (A)$ $(R2H7-R2H4) \leftarrow (B)$ $(R2H3-R2H0) \leftarrow (A)$	40
operation	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	36			T2R2L	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$	40
Return ope	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	36			SNZT2	(T2F) = 1 ? (T2F) ← 0	38



Grouping	Mnemonic	Function	Page
	CLD	$(D) \leftarrow 0$	31
	RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7	36
ation	SD	(D(Y)) ← 1 (Y) = 0 to 7	37
Input/Output operation	SZD	(D(Y)) = 0 ? (Y) = 4 to 7	39
iput/Ou	OEA	(E1, E0) ← (A1, A0)	34
	IAE	$(A_2 - A_0) \leftarrow (E_2 - E_0)$	32
	OGA	$(G) \gets (A)$	34
	IAG	$(A) \gets (G)$	32
ave ation	SCAR	(CAR) ← 1	37
Carrier wave control operation	RCAR	(CAR) ← 0	35
	NOP	(PC) ← (PC) + 1	34
	POF	RAM back-up	34
	SNZP	(P) = 1 ?	38
ion	сск	STCK changes to f(XIN)	31
Other operation	TLOA	(LO1, LO0) ← (A1, A0)	43
Other	URSC	(URS) ← 1	44
	TPU0A	(PU03–PU0₀) ← (A3–A₀)	43
	TPU1A	(PU13–PU10) ← (A3–A0)	43
	WRST	$(WDF1) \leftarrow 0$	45

LIST OF INSTRUCTION FUNCTION (CONTINUED)



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n	and accu	imulator)								
Instrunction	D8			Do			Number of	Number of	Flag CY	Skip condition
code	0 1	0 1 0	n3 n2 n1	n0 2	0	A n ₁₆	words 1	cycles 1	_	Overflow = 0
Operation: AM (Add ac Instrunction code Operation:	$(A) \leftarrow (A)$ $n = 0 \text{ to } 1$	+ n 5		D0 0 2		0 A 16	Grouping: Description	Arithmetic Adds the v register A. The conten- changed. Skips the n overflow as Number of cycles 1 Arithmetic Adds the o	operation value n in nts of carr next instru s the result Flag CY – operation contents o	Overflow = 0 the immediate field to y flag CY remains un- ction when there is no t of operation. Skip condition
AMC (Add a		ator, Merr	ory and C					of carry fla	g CY rema	ins unchanged.
Instrunction	D8			Do			Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0 0 0	1 0 1	1 2	0	0 B 16	1	1	0/1	_
Operation:	$(A) \leftarrow (A)$ $(CY) \leftarrow C$	+ (M(DP)) arry	+ (CY)				Grouping: Description		contents of ster A. Sto	f M(DP) and carry flag res the result in regis- Y.
B a (Branch	n to addre	ess a)						1		
Instrunction code	D8	a6 a5 a4	a3 a2 a1	Do ao	1	8 a +a a 16	Number of words	Number of cycles	Flag CY	Skip condition
		10 40 44	43 42 41	2	<u> </u>	<u>+a</u> 16	1	1	-	_
Operation:	(PCL) ← a	36 a 0					Grouping: Description	Branch ope Branch with a in the ide	hin a page	: Branches to address e.



BA a (Bran	ch to address a + Accumulator)					
Instrunction code	D8 D0 0 0 0 0 0 0 0 0 1	0 0 1	Number of words	Number of cycles	Flag CY	Skip condition
	1 1 a6 a5 a4 a3 a2 a1 a0	$\begin{bmatrix} 0 & 0 & 1 \\ 1 & 8 \\ +a & a \end{bmatrix}_{16}$	2	2	-	-
Operation:	(PCL) ← a6–a4, A3–A0		Grouping: Description	(a6 a5 a4 A ing the low	hin a page 3 A2 A1 A0) /-order 4 b	: Branches to address determined by replac- its of the address a in h register A.
BL p. a (Bra	anch Long to address a in page p)					
Instrunction code	D8 D0	0 3 p	Number of words	Number of cycles	Flag CY	Skip condition
	1 1 a6 a5 a4 a3 a2 a1 a0 2		2	2	-	-
Operation:	$(PCH) \leftarrow (P)$ $(PCL) \leftarrow a6-a0$	<u>1</u> <u>+a</u> <u>1</u> 6	Grouping: Description Note:	Branch ope Branch out a in page p p is 0 to 15	t of a page o.	: Branches to address
BLA p, a (E Instrunction code	Branch Long to address a in page p) Ds Do 0 0 0 1 0 0 0 2 1 1 a6 a5 a4 p3 p2 p1 p0	$\begin{array}{c c} 0 & 1 & 0 \\ \hline 1 & 8 & p \\ \hline 1 & +a & p \\ \end{array} \right _{16}$	Number of words 2	Number of cycles	Flag CY	Skip condition
Operation:	$(PCH) \leftarrow (P)$ $(PCL) \leftarrow (a6-a4, A3-A0)$	<u> +a p</u> 16	Grouping: Description Note:	(a6 a5 a4 A	hin a page 3 A2 A1 A0) /-order 4 b h register A	: Branches to address determined by replac- its of the address a in A.
BM a (Bran Instrunction code	ch and Mark to address a in page 2)D8D010a6a5a4a3a2a1a02	1 a a ₁₆	Number of words	Number of cycles 1	Flag CY	Skip condition
Operation:	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$		Grouping: Description		ubroutine	tion in page 2 : Calls the s a in page 2.



BML p, a (E	Branch and Mark Long to address a in	page p)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 1 1 1 p3 p2 p1 p0 2	0 7 p ₁₆	words 2	cycles 2	_		
	1 0 a6 a5 a4 a3 a2 a1 a0 2	1 a a ₁₆		_			
			Grouping:	Subroutine			
Operation:	$(SK(SP)) \leftarrow (PC)$		Description	: Call the su address a		Calls the subroutine at	
	$(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$	Note:	p is 0 to 15				
	$(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$						
		·					
	(Branch and Mark Long to address a	in page p)					
Instrunction code		0 5 0	Number of words	Number of cycles	Flag CY	Skip condition	
			2	2	-	-	
	1 0 a6 a5 a4 p3 p2 p1 p0 2	1 a p ₁₆	Grouping:	Subroutine	call opera	tion	
Operation:	$(SK(SP)) \leftarrow (PC)$	Description	: Call the su	broutine :	Calls the subroutine at		
	$(SP) \leftarrow (SP) + 1$,		A2 A1 A0) determined		
	(PCH) ← p			by replacing the low-order 4 bits of address a in page p with register A.			
	(PCL) ← (a6–a4, A3–A0)		Note:	p is 0 to 15	-	aler A.	
			Note:	p 10 0 10 10			
CCK (Chan	ge system Clock to f(XIN))						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 1 0 1 1 0 0 1 2	0 5 9	words	cycles			
		10	1	1	-	_	
Operation:	Change to $STCK = f(XIN)$		Grouping:	Other oper			
			Description: Changes system clock (STCK) from f(XIN)/8				
			to f(XIN). Execute this instruction at address 0 in page 0.				
				0 ili page ().		
CLD (CLea	r port D)						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 2	0 1 1 1	words	cycles			
			1	1	-	-	
Operation:	(D) ← 1		Grouping:	Input/Outp	ut operatio	n	
			Description	: Clears (0)	to port D (ł	nigh-impedance state).	



plamant of Acoumulator)						
• •		Number of	Number of	Elon CV	Skip condition	
		words	cycles	Flag CT	Skip condition	
	16	1	1	-	-	
$(A) \leftarrow \overline{(A)}$		Grouping:	Arithmetic	operation		
		Description				
ement register Y)						
	0 1 7	Number of words	Number of cycles	Flag CY	Skip condition	
2	16	1	1	-	(Y) = 15	
$(Y) \leftarrow (Y) - 1$		Grouping:	RAM addre	esses		
		Description	As a resul tents of reg	t of subtra gister Y is ²	contents of register Y. action, when the con- 15, the next instruction	
Accumulator from port E)						
D8 D0 0 0 1 0 1 0 1 1 0	0 5 6 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
$(A_2-A_0) \leftarrow (E_2-E_0)$		Grouping: Input/Output operation				
		Description	: Transfers f A.	the conten	ts of port E to register	
Accumulator from port G)						
D8 D0		Number of words	Number of cycles	Flag CY	Skip condition	
	0 2 8 16	1	1	-	_	
(A) ← (G)		Grouping: Description				
	ement register Y) DB D0 0 0 0 1 1 1 2 (Y) \leftarrow (Y) -1 O D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 Q O Accumulator from port E) Q (A2-A0) \leftarrow (E2-E0) Accumulator from port G) D0 D0 D0 0 0 0 O D0 0 0 0 1 0 1 0 0 2	$\begin{array}{c cccc} \hline D_8 & \hline D_0 & \hline 0 & 1 & 1 & 1 & 0 & 0 \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ \hline (A) \leftarrow \overline{(A)} & \hline \\ \hline$	$ \begin{array}{c ccccc} \hline Da & \hline $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	



INY (INcrem	nent register Y)						
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 1	0 1 3 16	1	1	_	(Y) = 0	
Operation:	$(Y) \leftarrow (Y) + 1$		Grouping:	RAM addre			
operation.	$(1) \leftarrow (1) + 1$		Description			s of register Y. As a re-	
						hen the contents of	
					-	e next instruction is	
				skipped.			
				F F			
LA n (Load	n in Accumulator)						
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 1 0 1 1 n3 n2 n1 n0 2	0 B n 16	1	1	_	Continuous	
						description	
Operation:	$(A) \leftarrow n$		Grouping:	Arithmetic	-		
	n = 0 to 15	Description		value n in	the immediate field to		
			register A.		tione and continuously.		
						tions are continuously	
			coded and executed, only the first LA in- struction is executed and other LA				
			instructions coded continuously are				
				skipped.		,, ,, , , ,	
LGOP (Loc	Gic OPeration between accumulator	and register E)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 1 0 0 0 0 1 2	0 4 1	words	cycles			
		10	1	1	-	-	
Operation:	Logic operation XOR, OR, AND		Grouping: Arithmetic operation				
			Description	: Executes	the logic of	operation selected by	
				• ·		ction register LO be-	
						s of register A and	
				•	and store	s the result in register	
				Α.			
LXY x, y (L	oad register X and Y with x and y)						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 1 1 x1 x0 y3 y2 y1 y0 2	0 C y 16	words	cycles			
	2	• +X 5 16	1	1	-	Continuous description	
Operation:	$(X) \leftarrow x, x = 0 \text{ to } 3$		Grouping:	RAM addre	esses		
	$(Y) \leftarrow y, y = 0 \text{ to } 15$		Description: Loads the value x in the immediate field to				
				register X,	and the va	alue y in the immediate	
				field to reg	gister Y. W	/hen the LXY instruc-	
						y coded and executed,	
						struction is executed	
						ctions coded continu-	
				ously are s	kipped.		



NOP (No O	Peration)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 0 0 0	0 0 0 16	words 1	cycles 1	_	_
Operation:	(PC) ← (PC) + 1		Grouping:	Other oper	ation	
oporation				: No operati		
OEA (Outp	ut port E from Accumulator)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 0 0 0 1 0 0 2	0 8 4 16	1	1	-	_
Operation:	(E1, E0) ← (A1, A0)		Grouping:	Input/Outp	ut operatio	n
•••••	(, _0) ((, .0)				of register A to port E.	
OGA (Outp	ut port G from Accumulator)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 1 0 0 0 0 0 0 0 0 2	0 8 0 16	words 1	cycles 1	_	_
Operation:	$(G) \gets (A)$		Grouping:	Input/Outp	ut operatio	n
			Description	: Outputs th	e contents	of register A to port G.
POF (Powe	r OFf1)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 1	0 0 D ₁₆	1	1	-	-
Operation:	RAM back-up		Grouping:	Other oper	ation	
						AM back-up state.



RAR (Rotat	te Accumulator Right)						
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 0 1 2	0 1 D 16	1	1	0/1	_	
Operation:	\rightarrow CY \rightarrow A3A2A1A0		Grouping:	Arithmetic	operation		
oporationi						ontents of register A in-	
						of carry flag CY to the	
RB j (Rese	t Bit)						
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition	
coue	0 0 1 0 0 1 <u>j</u> 0 2	0 4 C +j 16	1	1	-	_	
Operation:	$(Mj(DP)) \leftarrow 0$		Grouping:	Bit operation	i i on		
-	j = 0 to 3				ts of bit j (bit specified		
				by the val M(DP).	lue j in the	e immediate field) of	
RC (Reset	Carry flag)						
Instrunction code	D8 D0 0 0 0 0 0 0 1 1 0	0 0 6	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	1	0	_	
Operation:	$(CY) \leftarrow 0$		Grouping: Arithmetic operation				
			Description	: Clears (0)	to carry fla	ј СҮ.	
RCAR (Res	set CAR flag)						
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 1 0 0 0 0 1 1 0	0 8 6 16	1	1	-	_	
Operation:	(CAR) ← 0		Grouping: Description	Carrier way Clears (0)		operation RR output flag.	



RD (Reset	port D specified by register Y)						
Instrunction code		0 1 4	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	1	-	-	
Operation:	$(D(Y)) \gets 0$		Grouping:	Input/Outp	ut operatio	n	
	However, (Y) = 0 to 7		Description	: Clears (0) ister Y (hig		oort D specified by reg- ce state).	
RT (ReTurn	from subroutine)						
Instrunction code	D8 D0	0 4 4	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	2	-	-	
Operation:	$(SP) \gets (SP) - 1$		Grouping:	Return ope	eration		
	(PC) ← (SK(SP))		Description	: Returns fi		outine to the routine	
RTS (ReTu	rn form subroutine and Skip)						
Instrunction code	D8 D0 0 0 1 0 0 0 1 0 1	0 4 5	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	2	-	Skip at uncondition	
Operation:	$(SP) \gets (SP) - 1$		Grouping: Return operation				
	(PC) ← (SK(SP))		Description		subroutine,	outine to the routine and skips the next in- on.	
SB j (Set B	it)						
Instrunction code	D8 D0 0 0 1 0 1 1 1 j1 j0 2	0 5 C +j 16	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 1 0 1 1 1 1 1 2 2	<u> </u>	1	1	-	-	
Operation:	(Mj(DP)) ← 0 j = 0 to 3		Grouping: Description		e contents	of bit j (bit specified by ediate field) of M(DP).	



SC (Set Ca	rry flag)					
Instrunction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 1 2	0 0 7 16	1	cycles 1	1	_
Onenetiens						
Operation:	$(CY) \leftarrow 1$		Grouping:	Arithmetic : Sets (1) to		<u>cv</u>
					54)g	
SCAR (Set	CAR flag)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 1 0 0 0 0 1 1 1 2	0 8 7 16	words	cycles		
			1	1	_	_
Operation:	$(CAR) \leftarrow 1$		Grouping:	Carrier wa	ve control	operation
						₹ output flag (CAR).
SD (Set por	rt D specified by register Y)					
Instrunction	D8 D0	· · · · · · · · · · · · · · · · · · ·	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 2	0 1 5 16	1	1	-	-
Operation:	$(D(Y)) \leftarrow 1$		Grouping:	Input/Outp	ut operatio	n
	(Y) = 0 to 7		Description			rt D specified by regis-
				ter Y.		
	p Equal, Accumulator with immediate	data n)				
Instrunction code	D8 D0 0 0 0 1 0 0 1 0 1	0 2 5	Number of words	Number of cycles	Flag CY	Skip condition
			2	2	-	(A) = n, n = 0 to 15
	0 1 0 1 1 n3 n2 n1 n0 2	0 B n ₁₆	Grouping:	Compariso		
Operation:	(A) = n ? n = 0 to 15		Description	•	gister A is	uction when the con- equal to the value n in



SEAM (Skir	c Equal, Accumulator with Memory)					
Instrunction			Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 2	0 2 6 16	words	cycles 1	_	(A) = (M(DP))
Operation:	(A) = (M(DP)) ?		Grouping:	Compariso		
			Description			uction when the con- equal to the contents of
SNZP (Skip	if Non Zero condition of Power dow	n flag)				
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
		0 0 0 16	1	1	-	(P) = 1
Operation:	(P) = 1 ?		Grouping:	Other oper	ation	
			Description			tion when P flag is "1". remains unchanged.
	ip if Non Zero condition of Timer 1 ur	nderflow flag)				
Instrunction code	D8 D0 D0 0 0 1 0	0 4 2	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(T1F) = 1
Operation:	(T1F) = 1 ?		Grouping:	Timer oper	ation	
	(T1F) ← 0		Description		-	skips the next instruc- ts of T1F flag is "1."
	ip if Non Zero condition of Timer 2 in	errupt request		1		
Instrunction code	D8 D0 0 0 1 0 1 0 0 1 0	0 5 2	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 2 16	1	1	-	(T2F) = 1
Operation:	(T2F) = 1 ?		Grouping:	Timer oper	ation	
	(T2F) ← 0		Description		-	skips the next instruc- ts of T2F flag is "1."



SZB j (Skip	if Zero, Bit)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 j1 j0 ₂ 0	2 j ₁₆	words	cycles 1		(Mj(DP)) = 0
			1			j = 0 to 3
Operation:	(Mj(DP)) = 0 ?		Grouping:	Bit operation	on	
	j = 0 to 3		Description			uction when the con-
						cified by the value j in of M(DP) is "0."
SZC (Skip i	f Zero, Carry flag)					
Instrunction code	D8 D0 0 0 0 1 0 1 1 1 0	2 F 16	Number of words	Number of cycles	Flag CY	Skip condition
		2 1 16	1	1	-	(CY) = 0
Operation:	(CY) = 0 ?		Grouping:	Arithmetic	operation	
			Description	: Skips the tents of ca		uction when the con- is "0."
	f Zero, port D specified by register Y)					
Instrunction code		2 4	Number of words	Number of cycles	Flag CY	Skip condition
coue		2 4 ₁₆	2	2	-	(D(Y)) = 0 (Y) = 4 to 7
	0 0 0 1 0 1 0 1 1 2	2 B 16				
Operation:	(D(Y)) = 0?		Grouping:	Input/Outp		
	(Y) = 4 to 7		Description	: Skips the r D specified		ction when a bit of port er Y is "0."
T1AB (Trar	nsfer data to timer 1 and register R1 from	Accumula	tor and reg	ister B)		
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 0 0 0 1 1 1 2	4 7 16	1	1	_	_
Operation:	at timer 1 stop (V10=0)		Grouping:	Timer oper	ation	
•••••	$(R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A)$					= 0), transfers the con-
	(T17−T14) ← (B), (T13−T10) ← (A)				-	d register B to timer 1
	at timer 1 operating (V10=1)			and reload	-	
	(R17–R14) ← (B), (R13–R10) ← (A)				f register	(V10 = 1), transfers the A and register B to re-



nsfer data to timer 2 and register R2	L from Accumula	ator and re	aister B)		
D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
$(R2L7-R2L4) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T27-T24) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$		Grouping: Description	: Transfers t	the conten	-
ansfer data to register R2H Accumul	ator from regist	er B)			
D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
$(R2H7-R2H4) \leftarrow (B)$ $(R2H3-R2H0) \leftarrow (A)$ ansfer data to timer 2 from register R	2L)	Grouping: Description	: Transfers	the conte	•
D8 D0		Number of	Number of	Flag CY	Skip condition
0 0 1 0 1 0 0 1 1	0 5 3 16	words 1	cycles 1	-	_
(T27–T24) ← (R2L7–R2L4) (T23–T20) ← (R2L3–R2L0)		Grouping: Description	: Transfers	the conte	nts of reload register
sfer data to Accumulator from registe	er B)				
		Number of words	Number of cycles	Flag CY	Skip condition
	0 1 E 16	1	1	-	_
(A) ← (B)		Grouping: Description			
	DB D0 0 1 0 0 1 0 0 0 2 (R2L7-R2L4) \leftarrow (B) (R2L3-R2L0) \leftarrow (A) (T27-T24) \leftarrow (B) (T23-T20) \leftarrow (A) Image: Constant of the second	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $



TAB1 (Tran	sfer data to Accumulator and registe	r B from timer	1)			
Instrunction code	D8 D0 0 0 1 0 1 0 1 1 1	0 5 7	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	(B) ← (T17–T14)		Grouping:	Timer oper	ation	
-	(A) ← (T13–T10)				the conten	ts of timer 1 to regis-
TAB2 (Tran	sfer data to Accumulator and registe	r B from timer 2	2)			
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	(B) ← (T27–T24)		Grouping:	Timer oper	ation	
	(A) ← (T23–T20)		Description	: Transfers ters A and		ts of timer 2 to regis-
Instrunction	D8 D0		er E)	Number of cycles	Flag CY	Skip condition
code	$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ \end{bmatrix}_{2}$	0 2 A 16	1	1	-	_
Operation:	$(B) \leftarrow (ER7-ER4)$ $(A) \leftarrow (ER3-ER0)$		Grouping: Description	Register to Transfers t isters A and	he content	ansfer s of register E to reg-
TABP p (Tra	ansfer data to Accumulator and regis	ter B from Pro	dram memo	orv in page	(q	
Instrunction code	D8 D0 0 1 0 1 p3 p2 p1 p0 p2		Number of words	Number of cycles	Flag CY	Skip condition
		0 9 p ₁₆	1	3	_ 0/1	-
Operation: Note:	$\begin{array}{l} SK(SP)) \leftarrow (PC) \ , \ (SP) \leftarrow (SP) + 1 \\ (PCH) \leftarrow p, \ p = 0 \ \text{to} \ 7, \ (PCL) \leftarrow (DR2 - DR0, A) \\ When \ URS = 0, \\ (B) \leftarrow (ROM(PC))7 \ to \ 4, \ (A) \leftarrow (ROM(PC))3 \ to \\ When \ URS = 1, \\ (CY) \leftarrow (ROM(PC))8 \\ (B) \leftarrow (ROM(PC))7 \ to \ 4, \ (A) \leftarrow (ROM(PC))3 \ to \\ (SP) \leftarrow (SP) - 1, \ (PC) \leftarrow (SK(SP)) \\ p \ is \ 0 \ to \ 15. \end{array}$	0	A when URS ROM pattern fied by regis Transfers bit URS flag is s	s 7 to 4 to rea flag is cleare in address (ters A and D i 8 of ROM pat et to "1" (after	gister B an ed to "0." TI DR2 DR1 E n page p. ttern is trans the URSC	d bits 3 to 0 to register nese bits 7 to 0 are the DRo A3 A2 A1 A0) speci- sferred to flag CY when instruction is executed).



TAM j (Trar	nsfer data to Accumulator from Memo	ory)				
Instrunction code	D8 D0 0 0 1 1 0 0 1 j1 j0 2	0 6 4 +i 16	Number of words	Number of cycles	Flag CY	Skip condition
		○ ○ ↓]16	1	1	-	_
Operation:	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 3 \end{array}$		Grouping: Description	register A	ferring the , an exclu between re mediate fie	fer contents of M(DP) to sive OR operation is egister X and the value eld, and stores the re-
TAY (Trans	fer data to Accumulator from register	· Y)				
Instrunction code	D8 D0 0 0 0 0 1 1 1 1 1 2	0 1 F ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
	2		1	1	-	_
Operation:	$(A) \leftarrow (Y)$		Grouping: Description	Register to	-	ansfer s of register Y to regis-
				ter A.		
	sfer data to register B from Accumula	tor)		1		
Instrunction code	D8 D0 0 0 0 0 1 1 0	0 0 E 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(B) ← (A)		Grouping: Description	Register to Transfers t ter B.		anster s of register A to regis-
TDA (Trans	sfer data to register D from Accumula	itor)				
Instrunction code	D8 D0 0 0 0 1 0 1 0 1 _	0 2 9	Number of words	Number of cycles	Flag CY	Skip condition
0000	0 0 0 1 0 1 0 1 2	0 2 9 16	1	1	-	_
Operation:	(DR2–DR0) ← (A2–A0)		Grouping: Description	Register to : Transfers t ter D.		ansfer s of register A to regis-



TEAR (Trai	nsfer data to register E from Accumu	lator and regist	er B)			
Instrunction		inator and regist	Number of	Number of	Flag CY	Skip condition
code		0 1 A	words	cycles		- r
		16	1	1	-	-
Operation:	$(ER7-ER4) \leftarrow (B)$		Grouping:	Register to	reaister tr	ansfer
	$(ER_3-ER_0) \leftarrow (A)$		Description	-	-	nts of register A and
				register B t	to register	Ε.
TLOA (Trai	nsfer data to register LO from Accum	ulator)				
Instrunction code	D8 D0 0 0 1 0 1 1 0 0 0	0 5 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		0 5 0 16	1	1	-	_
Operation:	(LO1, LO0) ← (A1, A0)		Grouping:	Other oper	ation	
•						s of register A to logic
	ansfer data to register PU0 from Acc	umulator)	1			
Instrunction	D8 D0	[]	Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 0 0 0 1 1 1 1 1	0 8 F 16	1	1	-	_
Operation:	(PU03–PU00) ← (A3–A0)		Grouping:	Other oper	ation	
			Description			ts of register A to pull-
				up control	register PL	JO.
	ansfer data to register PU1 from Acc	umulator)				
Instrunction code	D8 D0 0 1 0 0 0 1 1 0	0 8 E	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	$(PU13\text{-}PU10) \leftarrow (A3\text{-}A0)$		Grouping:	Other oper	ation	
			Description	: Transfers t up control		ts of register A to pull- I1.



TV1A (Tran	nsfer data to register V1 from Accum	ulator)				
Instrunction code	D8 D0	0 5 B	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	(V12–V10) ← (A2–A0)		Grouping:	Timer oper		
			Description	: Transfers t ter V1.	he content	s of register A to regis-
TV2A (Tran	nsfer data to register V2 from Accum	ulator)				
Instrunction code		0 5 4	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 A 16	1	1	-	-
Operation:	(V23−V20) ← (A3−A0)		Grouping:	Timer oper	ation	
			Description	: Transfers t ter V2.	he content	s of register A to regis-
TYA (Trans	fer data to regiser Y from Accumulat	or)				
Instrunction code	D8 D0 0 0 0 0 1 1 0 0 2	0 0 C ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	-	_
Operation:	$(Y) \leftarrow (A)$		Grouping: Description	Register to : Transfers t ter Y.	-	ansfer s of register A to regis-
URSC (Sets	s Upper ROM Code reference enabl	e flag)				
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 0 0 0 0 1 0 2	0 8 2 16	1	1	_	-
Operation:	(URS) ← 1		Grouping: Description	Other operations Sets the m ence enable	ost signific	cant ROM code refer- S) to "1."



WRST (Wa	tchdog timer ReSeT)					
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
coue	0 0 0 0 0 1 1 1 1 1 2	0 0 F ₁₆	1	1	-	_
Operation:	$(WDF1) \leftarrow 0$		Grouping:	Other oper	ation	
			Description	: Initializes t	he watchd	og timer flag (WDF1).
XAM j (eXc	hange Accumulator and Memory dat	a)				
Instrunction code	D8 D0 0 0 1 1 0 0 0 j1 j0 2	0 6 j	Number of words	Number of cycles	Flag CY	Skip condition
		1 6	1	1	-	_
Operation:	$(A) \longleftrightarrow (M(DP))$		Grouping:	RAM to reg	gister trans	sfer
	(X) ← (X)EXOR(j) j = 0 to 3		Description	with the co OR operat ter X and t	ntents of r ion is perf he value j	e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X.
XAMD j (e)	Change Accumulator and Memory da	ata and Decren	nent registe	er Y and sk	ip)	
Instrunction code	D8 D0 0 0 1 1 0 1 1 j1 j0	0 6 C +j 16	Number of words	Number of cycles	Flag CY	Skip condition
		└ <u></u> 16	1	1	-	(Y) = 15
Operation:	$\begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \hookleftarrow (X) EXOR(j) \\ j = 0 \text{ to } 3 \\ (Y) \hookleftarrow (Y) - 1 \end{array}$		Grouping: Description	with the co OR operati ter X and th and stores Subtracts 1 As a result	anging th ntents of r ion is perf he value j the result 1 from the t of subtra	fer e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X. contents of register Y. action, when the con- 15, the next instruction
XAMI j (eXe	change Accumulator and Memory da	ta and Increme	nt register	Y and skip))	
Instrunction code	D8 D0 0 0 1 1 0 1 0 j1 j0	0 6 8 +j 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(Y) = 0
Operation:	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 3 \\ (Y) \leftarrow (Y) + 1 \end{array}$		Grouping: Description	with the co OR operati ter X and th and stores Adds 1 to th sult of ad	anging th ntents of r ion is perf he value j the result he content dition, w	fer e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X. s of register Y. As a re- hen the contents of e next instruction is



Parameter	r					I	nstru	ictio	n co	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal ion	Number of words	Number of cycles	Function
	ТАВ	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
fer	тва	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \gets (A)$
r transi	TAY	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
registe	ТҮА	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \gets (A)$
Register to register transfer	ТЕАВ	0	0	0	0	1	1	0	1	0	0	1	А	1	1	$(ER_7-ER_4) \leftarrow (B) \ (ER_3-ER_0) \leftarrow (A)$
Regi	TABE	0	0	0	1	0	1	0	1	0	0	2	А	1	1	$(B) \leftarrow (ER_7 - ER_4) \ (A) \leftarrow (ER_3 - ER_0)$
	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
	LXY x, y	0	1	1	X 1	X 0	уз	y 2	y 1	y0	0	C +x	-	1	1	$ \begin{array}{l} (X) \leftarrow x, x = 0 \text{ to } 3 \\ (Y) \leftarrow y, y = 0 \text{ to } 15 \end{array} $
RAM addresses	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1
RA	DEY	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	0	0	1	1	0	0	1	j1	jo	0	6	4 +j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \end{array}$
ansfer	XAM j	0	0	1	1	0	0	0	j1	jo	0	6	j	1		$\begin{array}{l} (A) \longleftrightarrow (M(DP))\\ (X) \hookleftarrow (X) EXOR(j)\\ j = 0 \text{ to } 3 \end{array}$
RAM to register transfer	XAMD j	0	0	1	1	0	1	1	j1	jo	0	6	C +j	1		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \\ (Y) \leftarrow (Y) - 1 \end{array}$
	XAMI j	0	0	1	1	0	1	0	j1	jo	0	6	8 +j	1		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \\ (Y) \leftarrow (Y) + 1 \end{array}$

MACHINE INSTRUCTIONS (INDEX BY FUNCTION)



Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of registers A and B to register E.
-	-	Transfers the contents of register E to registers A and B.
-	-	Transfers the contents of register A to register D.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
_	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.

RENESAS

Parameter	r					I	nstru	uctio	n co	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do		adec otati	imal on	Number of words	Number of cycles	Function
	LA n	0	1	0	1	1	nз	N2	N1	n o	0	В	n	1	1	$(A) \leftarrow n$ n = 0 to 15
	TABP p	0	1	0	0	1	рз	p2	p1	po	0	9	q	1	3	$\begin{split} n &= 0 \text{ to } 15 \\ (SK(SP)) \leftarrow (PC) \\ (SP) \leftarrow (SP) + 1 \\ (PCH) \leftarrow p \text{ (Note)} \\ (PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0) \\ \text{When URS=0,} \\ (B) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_3 \text{ to } 0 \\ \text{When URS=1,} \\ (CY) \leftarrow (ROM(PC))_3 \text{ to } 0 \\ \text{When URS=1,} \\ (CY) \leftarrow (ROM(PC))_8 \\ (B) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_3 \text{ to } 0 \\ (SP) \leftarrow (SP) - 1 \\ (PC) \leftarrow (SK(SP)) \end{split}$
ition	АМ	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(PC) \leftarrow (SR(SP))$ $(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	АМС	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP))+ (CY)$ $(CY) \leftarrow Carry$
Arithr	A n	0	1	0	1	0	ŊЗ	N2	N1	no	0	A	n	1	1	(A) ← (A) + n n = 0 to 15
	sc	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(\overline{A}) \to (A)$
	RAR	0	0	0	0	1	1	1	0	1	0	1	D	1	1	\rightarrow CY \rightarrow A3A2A1A0
	LGOP	0	0	1	0	0	0	0	0	1	0	4	1	1	1	Logic operation instruction XOR, OR, AND

Note: p is 0 to 15.



Skip condition	Carry flag CY	Detailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	- 0/1	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to "0." These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) specified by registers A and D in page p. Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to "1" (after the URSC instruction is executed). (One of stack is used when the TABP p instruction is executed.)
		Adds the contents of $M(DD)$ to register A. Stores the result in register A. The contents of corruling CV
_	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	-	Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.



Paramete	r		Instruction code									er of ds er of es				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	1	adec otati		Number of words	Number of cycles	Function
	SB j	0	0	1	0	1	1	1	j 1	jo	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	1	0	0	1	1	j1	jo	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bit	SZB j	0	0	0	1	0	0	0	j1	jo	0	2	j	1		(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ? n = 0 to 15
ပိ		0	1	0	1	1	n 3	n2	N1	n o	0	В	n			
	Ва	1	1	a 6	a 5	a 4	аз	a 2	a 1	a 0	1	8 +a	а	1	1	(PC∟) ← a6–a0
	BL p, a	0	0	0	1	1	рз	p2	p1	p 0	0	3	р	2	2	(РСн) ← р (РС∟) ← а6–ао
sration		1	1	a 6	a 5	a 4	a 3	a 2	a 1	a 0	1	8 +a	а			(Note)
Branch operation	BA a	0	0	0	0	0	0	0	0	1	0	0	1	2	2	(PCL) ← (a6–a4, A3–A0)
Brar		1	1	a 6	a 5	a 4	a 3	a 2	a 1	a 0	1	8 +a	а			
	BLA p, a	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(РСн) ← р (РСL) ← (а6–а4, Аз–Ао)
		1	1	a 6	a 5	a 4	рз	p2	рı	p ₀	1	8 +a	р			(Note)

Note: p is 0 to 15.



Skip condition	Carry flag CY	Detailed description
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
-	-	Branch within a page : Branches to address a in the identical page.
_	_	Branch out of a page : Branches to address a in page p.
-	_	Branch within a page : Branches to address (a ₆ a ₅ a ₄ A ₃ A ₂ A ₁ A ₀) determined by replacing the low- order 4 bits of the address a in the identical page with register A.
_	_	Branch out of a page : Branches to address (ac as at A3 A2 A1 A0) determined by replacing the low- order 4 bits of the address a in page p with register A.



Parameter			Instruction code											er of ds er of es				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number of words	Number of cycles	Function		
	BM a	1	0	a 6	a 5	a 4	аз	a 2	a 1	ao	1	а	а	1	1	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_{6}-a_{0}$		
beration	BML p, a	0	0	1	1	1	рз	p2	рı	po	0	7	р	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$		
Subroutine operation		1	0	a 6	a 5	a 4	a 3	a 2	a 1	a 0	1	а	а			$(PCL) \leftarrow a_{6}-a_{0}$ (Note)		
Sut	BMLA p, a	0	0	1	0	1	0	0	0	0	0	5	0	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$		
		1	0	a 6	a 5	a 4	рз	p2	p1	po	1	а	р			(PCH) ← p (PCL) ← (a6–a4, A3–A0) (Note)		
oeration	RT	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$		
Return operation	RTS	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$		
	T1AB	0	0	1	0	0	0	1	1	1	0	4	7	1	1	at timer 1 stop (V10=0) (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A) (T17-T14) \leftarrow (B), (T13-T10) \leftarrow (A) at timer 1 operating (V10=1) (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A)		
Ę	TAB1	0	0	1	0	1	0	1	1	1	0	5	7	1	1			
peratio	TV1A	0	0	1	0	1	1	0	1	1	0	5	В	1	1	$(V12-V10) \leftarrow (A2-A0)$		
Timer operation	SNZT1	0	0	1	0	0	0	0	1	0	0	4	2	1	1	$\begin{array}{l} (T1F) = 1 \ ? \\ (T1F) \leftarrow 0 \end{array}$		
	T2AB	0	1	0	0	0	1	0	0	0	0	8	8	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T27-T24) \leftarrow (B),$ $(T23-T20) \leftarrow (A)$		

Note: p is 0 to 15.



Skip condition	Carry flag CY	Detailed description
_	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	_	Call the subroutine : Calls the subroutine at address a in page p.
_	_	Call the subroutine : Calls the subroutine at address (a ₆ a ₅ a ₄ A ₃ A ₂ A ₁ A ₀) determined by replacing the low-order 4 bits of address a in page p with register A.
-	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
-	_	At timer 1 stop (V1 $_0$ = 0), transfers the contents of register A and register B to timer 1 and reload register R1. At timer 1 operating (V1 $_0$ = 1), transfers the contents of register A and register B to reload register R1.
-	-	Transfers the contents of timer 1 to registers A and B.
-	-	Transfers the contents of register A to registers V1.
(T1F) = 1	_	Clears T1F flag and skips the next instruction when the contents of T1F flag is "1."
_	_	Transfers the contents of register A and register B to timer 2 and reload register R2L.



Parameter	r		Instruction code											er of ds er of				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hexa no	adeo tati		Number of words	Number of cycles	Function		
	TAB2	0	0	1	0	0	0	0	0	0	0	4	0	1	1	(B) ← (T27–T24), (A) ← (T23–T20)		
	TV2A	0	0	1	0	1	1	0	1	0	0	5	А	1	1	(V23−V20) ← (A3−A0)		
eration	SNZT2	0	0	1	0	1	0	0	1	0	0	5	2	1	1	(T2F) = 1 ? (T2F) ← 0		
Timer operation	T2HAB	0	1	0	0	0	1	0	0	1	0	8	9	1	1	$\begin{array}{l} (R2H7\text{-}R2H4) \leftarrow (B) \\ (R2H3\text{-}R2H0) \leftarrow (A) \end{array}$		
	T2R2L	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$		
ve ation	SCAR	0	1	0	0	0	0	1	1	1	0	8	7	1	1	(CAR) ← 1		
Carrier wave control operation	RCAR	0	1	0	0	0	0	1	1	0	0	8	6	1	1	(CAR) ← 0		
	CLD	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 0		
	RD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7		
	SD	0	0	0	0	1	0	1	0	1	0	1	5	1	1	(D(Y)) ← 1 (Y) = 0 to 7		
	SZD	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ?		
ation		0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 4 to 7		
Input/Output operation	OEA	0	1	0	0	0	0	1	0	0	0	8	4	1	1	(E1, E0) ← (A1, A0)		
ut/Outp	IAE	0	0	1	0	1	0	1	1	0	0	5	6	1	1	(A2−A0) ← (E2−E0)		
Inpr	OGA	0	1	0	0	0	0	0	0	0	0	8	0	1	1	$(G) \gets (A)$		
	IAG	0	0	0	1	0	1	0	0	0	0	2	8	1	1	$(A) \gets (G)$		



Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of timer 2 to registers A and B.
-	_	Transfers the contents of register A to registers V2.
(T2F) = 1	_	Clears T2F flag and skips the next instruction when the contents of T2F flag is "1."
_	_	Transfers the contents of register A and register B to reload register R2H.
-	_	Transfers the contents of reload register R2L to timer 2.
-	_	Sets (1) to port CARR output flag (CAR).
-	_	Clears (0) to port CARR output flag (CAR).
_	_	Clears (0) to port D (high-impedance state).
_	_	Clears (0) to a bit of port D specified by register Y (high-impedance state).
_	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 (Y) = 4 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0."
_	_	Outputs the contents of register A to port E.
-	_	Transfers the contents of port E to register A.
-	_	Outputs the contents of register A to port G.
_	_	Transfers the contents of port G to register A.



Parameter			Instruction code											er of Is er of es				
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do		adeo otati	cimal on	Number of words	Number of cycles	Function		
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$		
	POF	0	0	0	0	0	1	1	0	1	0	0	D	1	1	RAM back-up		
	SNZP	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?		
Other operation	ССК	0	0	1	0	1	1	0	0	1	0	5	9	1	1	STCK changes to f(XIN)		
Other o	TLOA	0	0	1	0	1	1	0	0	0	0	5	8	1	1	(LO1, LO₀) ← (A1, A₀)		
	URSC	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(URS) ← 1		
	TPU0A	0	1	0	0	0	1	1	1	1	0	8	F	1	1	(PU03–PU0₀) ← (A3–A₀)		
	TPU1A	0	1	0	0	0	1	1	1	0	0	8	Е	1	1	(PU13–PU10) ← (A3–A0)		
	WRST	0	0	0	0	0	1	1	1	1	0	0	F	1	1	$(WDF1) \leftarrow 0$		



Skip condition	Carry flag CY	Detailed description
-	-	No operation
_	-	Puts the system in RAM back-up state.
(P) = 1	_	Skips the next instruction when P flag is "1." After skipping, P flag remains unchanged.
_	-	System clock (STCK) changes to f(XIN) from f(XIN)/8. Execute this CCK instruction at address 0 in page 0.
-	-	Transfers the contents of register A to the logic operation selection register LO.
-	-	Sets the most significant ROM code reference enable flag (URS) to "1."
-	-	Transfers the contents of register A to register PU0.
-	-	Transfers the contents of register A to register PU1.
-	-	Initializes the watchdog timer flag (WDF1).



	1100																	1	
/í	D8-D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111		11000 11111
D3-	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BL	TAB2	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	вм	в
0001	1	BA	CLD	SZB 1	BL	LGOP	_	XAM 1	BML	_	TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	вм	В
0010	2		_	SZB 2	BL	SNZT1	SNZT2	XAM 2	BML	URSC	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	BM	в
0011	3	SNZP	INY	SZB 3	BL	_	T2R2L	XAM 3	BML	_	TABP 3	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	BM	В
0100	4		RD	SZD	BL	RT	_	TAM 0	BML	OEA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	BM	В
0101	5		SD	SEAn	BL	RTS	_	TAM 1	BML	—	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	BM	В
0110	6	RC	_	SEAM	BL	_	IAE	TAM 2	BML	RCAR	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	BM	В
0111	7	SC	DEY	_	BL	T1AB	TAB1	TAM 3	BML	SCAR	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	BM	в
1000	8		_	IAG	BL	_	TLOA	XAMI 0	BML	T2AB	TABP 8	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	BM	в
1001	9	_	—	TDA	BL	_	сск	XAMI 1	BML	T2HAB	TABP 9	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	BM	В
1010	A	AM	TEAB	TABE	BL	_	TV2A	XAMI 2	BML	—	TABP 10	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	BM	в
1011	В	AMC		_	BL	_	TV1A	XAMI 3	BML	—	TABP 11	A 11	LA 11	LXY 011	LXY 1,11	LXY 2,11	LXY 3,11	BM	в
1100	с	TYA	СМА		BL	RB 0	SB 0	XAMD 0	BML	_	TABP 12	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	ВМ	В
1101	D	POF	RAR	_	BL	RB 1	SB 1	XAMD 1	BML	—	TABP 13	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	BM	в
1110	Е	TBA	TAB		BL	RB 2	SB 2	XAMD 2	BML	TPU1A	TABP 14	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	BM	В
1111	F	WRST	TAY	SZC	BL	RB 3	SB 3	XAMD 3	BML	TPU0A	TABP 15	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	BM	в

INSTRUCTION CODE TABLE

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D8–D4 show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked "–."

The codes for the second word of a two-word instruction are described below.

	Т	The second word										
BL	1	1 a a a	aaaa									
BML	1	0 a a a	aaaa									
BA	1	1 a a a	aaaa									
BLA	1	1 a a a	рррр									
BMLA	1	0 a a a	рррр									
SEA	0	1011	nnnn									
SZD	0	0010	1011									



REGISTER STRUCTURE

		Timer control register V1	at	reset : 0002	at RAM back-up : 0002	W					
	V12	Carrier wave output auto-control bit	0	0 Auto-control output by timer 1 is invalid							
V	12	Carrier wave output auto-control bit	1	Auto-control output by timer 1 is valid							
	V11	Timer 1 count source selection bit	0	Carrier wave outpu	Carrier wave output (CARRY)						
V	11		1	Bit 5 of watchdog ti	mer (WDT)						
	1	Timer 4 control bit	0	Stop (Timer 1 state	e retained)						
V1	10	Timer 1 control bit	1	Operating							

Timer control register V2			reset : 00002	at RAM back-up : 00002	W				
V23 Carrier wave "H" interval expansion bit		0	To expand "H" inte	To expand "H" interval is invalid					
		1	To expand "H" inte	rval is valid (when V22=1 selected)					
1/2-			Carrier wave generation function invalid						
V22	Carrier wave generation function control bit	1	Carrier wave generation function valid						
1/0.	V21 Timer 2 count source selection bit		f(XIN)						
VZ1			f(XIN)/2						
1/0-	Timer 2 control hit	0	Stop (Timer 2 state retained)						
V20	Timer 2 control bit	1	Operating						

Logic operation selection register LO		at reset : 002			at RAM back-up : 002	W	
	LO			Logic operation function			
LO1	LO1 Logic operation selection bits		0	Exclusive logic OR operation (XOR)			
			1	OR operation (OR)			
LOo			0	AND operation (AND)			
			1	Not available			

	Pull-down control register PU0		reset : 00002	at RAM back-up : state retained	W			
Ports G ₂ , G ₃ pull-down transistor control			Pull-down transisto	Pull-down transistor OFF, key-on wakeup invalid				
P003	PU03 bit 1 Pull-down transistor ON, key-on wakeup valid							
PU02	Ports G ₀ , G ₁ pull-down transistor control 0 Pull-down transistor OFF, key-on wakeup invalid							
P002	bit	1	Pull-down transistor ON, key-on wakeup valid					
DI IO4	PU01 Port E1 pull-down transistor control bit		Pull-down transistor OFF, key-on wakeup invalid					
P001			Pull-down transistor ON, key-on wakeup valid					
PU00	Port E ₀ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid					
F 000		1	Pull-down transistor ON, key-on wakeup valid					

Pull-down control register PU1		at reset : 00002		at RAM back-up : state retained	W	
PU13			Pull-down transisto	r OFF, key-on wakeup invalid		
P013	Port D7 pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		
PU12	Port De pull down transister control bit	0	Pull-down transistor OFF, key-on wakeup invalid			
P012	Port D ₆ pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		
	PU11 Port D5 pull-down transistor control bit		Pull-down transistor OFF, key-on wakeup invalid			
PUII			Pull-down transistor ON, key-on wakeup valid			
PU10	Port D4 pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid			
FUI0		1	Pull-down transistor ON, key-on wakeup valid			



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		–0.3 to 5	V
Vi	Input voltage		-0.3 to VDD+0.3	V
Vo	Output voltage		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS

(Ta = -20 °C to 85 °C, VDD = 1.8 V to 3.6 V, unless otherwise noted)

Cumphiel					Limits		1.1.0.14
Symbol	I Parameter		Conditions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage			1.8		3.6	V
Vram	RAM back-up voltage (a	t RAM back-up mode)		1.1		3.6	V
Vss	Supply voltage				0		V
Vін	"H" level input voltage Po	orts D4–D7, E, G	Vdd = 3.0 V	0.7Vdd		Vdd	V
Vін	"H" level input voltage X	N	Vdd = 3.0 V	0.8Vdd		Vdd	V
Vil	"L" level input voltage Po	orts D4–D7, E, G	Vdd = 3.0 V	0		0.2Vdd	V
Vil	"L" level input voltage Xi	N	Vdd = 3.0 V	0		0.2Vdd	V
loн(peak)	"H" level peak output cur	rent Ports D, E1, G	Vdd = 3.0 V			-4	mA
loн(peak)	"H" level peak output current Port Eo		Vdd = 3.0 V			-24	mA
loн(peak)	"H" level peak output current CARR		Vdd = 3.0 V			-20	mA
loL(peak)	"L" level peak output current CARR		VDD = 3.0 V			4	mA
Іон(avg)	"H" level average output current Ports D, E1, G		Vdd = 3.0 V			-2	mA
Іон(avg)	"H" level average output	current Port Eo	Vdd = 3.0 V			-12	mA
Іон(avg)	"H" level average output	current CARR	Vdd = 3.0 V			-10	mA
lo _L (avg)	"L" level average output	current CARR	Vdd = 3.0 V			2	mA
f(Xin)	System clock frequency	when STCK = $f(X_{IN})/8$ selected	Ceramic resonance			4	MHz
		when $STCK = f(XIN)$ selected	Ceramic resonance			500	kHz
Vdet	Voltage drop detection c	ircuit detection voltage		1.10		1.80	V
			Ta=25 °C	1.40	1.50	1.56	1
Tdet	Voltage drop detection circuit low voltage		When supply voltage passes		0.2	1.2	ms
	determination time		the detected voltage at ±50V/s.				
TPON	Power-on reset circuit va	alid power source rising time	VDD = 0 to 2.2 V			1	ms

Note: The average output current ratings are the average current value during 100 ms.



ELECTRICAL CHARACTERISTICS

(Ta = -20 °C to 85 °C, VDD = 3 V, unless otherwise noted)


Cumhal	Deremeter	Test senditions		Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vol	"L" level output voltage Port CARR	lo∟ = 2 mA			0.9	V
Vol	"L" level output voltage Хоит	lo∟ = 0.2 mA			0.9	V
Vон	"H" level output voltage Ports D, E1, G	Іон = –2 mA	2.1			V
Vон	"H" level output voltage Port Eo	Іон = –12 mA	1.5			V
Vон	"H" level output voltage CARR	Іон = –10 mA	1.0			V
Vон	"H" level output voltage Хоит	Іон = -0.2 mA	2.1			V
lı∟	"L" level input current Ports D4–D7, E, G	VI = VSS			-1	μA
Ін	"H" level input current Ports E0, E1	VI = VDD			1	μA
		Pull-down transistor in off-state				
loz	Output current at off-state Ports D, E0, E1, G	Vo = Vss			-1	μΑ
ldd	Supply current (when operating)	$f(X_{IN}) = 4.0 \text{ MHz}$		400	800	μA
		f(XIN) = 500 kHz		250	500	μA
	Supply current (at RAM back-up)			1	3	μA
		Ta = 25 °C		0.1	0.5	μA
Rрн	Pull-down resistor value Ports D4-D7, E, G	VDD = 3 V, VI = 3 V	75	150	300	kΩ
Rosc	Feedback resistor value between XIN-XOUT		700		3200	kΩ

BASIC TIMING DIAGRAM

Parameter	Machine cycle Pin name	Mi	М	i+1	
System clock	STCK				
Ports D, E, G output	D0–D7,E0,E1 G0–G3	X			X
Ports D, E, G input	D4–D7 E0–E2 G0–G3			×	



PACKAGE OUTLINE





REVISION HISTORY

4283 Group Data Sheet

Rev.	Date		Description
		Page	Summary
1.00	Jan. 07, 2005	_	First edition issued.
1.01	Mar. 20, 2006	24	The followings of LIST OF PRECAUTIONS revised.
			(12)Overvoltage \rightarrow (12)QzROM revised.
			(13)Notes On ROM Code Protect added.
		\rightarrow	Pages 27, 38, 52-55: SNZT1 and SNZT2 revised.
		62	Package outline revised.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nonne page (http://www.renessas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or ther loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com