RENESAS

4286 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 4286 Group is a 4-bit single-chip microcomputer designed with CMOS technology for single-function remote control transmitters. The computer is equipped with an 8-bit timer (has two reload registers) can be set various carrier wave and an 8bit timer (has a reload register) can be control the carrier wave output automatically.

The various microcomputers in the 4286 Group include variations of type as shown in the table below.

FEATURES

- Minimum instruction execution time 2.0 μs


- Timer Timer 1 8-bit timer (This has a reload register and carrier wave output auto-control function) Timer 2 8-bit timer (This has two reload registers and carrier wave output function) • Logic operation function (XOR, OR, AND) • RAM back-up function • Key-on wakeup function (ports D0-D7, E0-E2, G0-G3) 15 • I/O port (ports D, E, G, CARR) 16 Oscillation circuit Ceramic resonance Watchdog timer ٠ Power-on reset circuit Voltage drop detection circuit Before CLVD instruction execution Reset occurrence 1.5 V (Ta=25 °C) Reset release 1.7 V (Ta=25 °C) After CLVD instruction execution Reset occurrence/Reset release 1.7 V (Ta=25 °C)

APPLICATION

Consumer remote control transmitters


Part number	ROM size (× 9 bits)	RAM size (× 4 bits)	Package	ROM type
M34286G2-XXXGP	2048 words	64 words	PLSP0020JB-A (20P2F-A)	QzROM
M34286G2GP	2048 words	64 words	PLSP0020JB-A (20P2F-A)	QzROM (blank)







BLOCK DIAGRAM



PERFORMANCE OVERVIEW

Pa	arameter		Function	
Number of basic instructions		ctions	72	
Minimum instru	uction ex	ecution time	2.0 μ s (f(XIN) = 4.0 MHz, system clock = f(XIN)/2, VDD = 3.0 V)	
Memory sizes	ROM		2048 words X 9 bits	
	RAM		64 words X 4 bits	
Input/Output	D0-D7	I/O	Eight 1-bit I/O ports with the pull-down function and key-on wakeup function	
ports	E0-E2	I/O	3-bit I/O port with the pull-down function and key-on wakeup function	
	G0–G3 I/O		4-bit I/O port with the pull-down function and key-on wakeup function	
CARR Output		Output	1-bit output port; CMOS output	
Timer	Timer 1		8-bit timer with a reload register	
	Timer 2	2	8-bit timer with two reload registers	
Subroutine nes	sting		4 levels (However, only 3 levels can be used when the TABP p instruction is executed)	
Device structur	re		CMOS silicon gate	
Package			20-pin plastic molded LSSOP (PLSP0020JB-A (20P2F-A))	
Operating temp	perature	range	-40 to 85 °C	
Supply voltage	•		1.8 V to 3.6 V	
Power dissipation	Active I	mode	400 μA (V _{DD} = 3 V, STCK=f(X _{IN})/8, f(X _{IN}) = 4 MHz)	
(typical value)	RAM b	ack-up mode	0.1 μA (Ta = 25 °C, Vdd = 3 V)	

PIN DESCRIPTION

Pin	Name	Input/Output	Function
Vdd	Power supply	—	Connected to a plus power supply.
Vss	Ground	—	Connected to a 0 V power supply.
Xin	System clock input	Input	I/O pins of the system clock generating circuit. Connect a ceramic resonator
Хоит	System clock output	Output	between pins XIN and XOUT. The feedback resistor is built-in between pins XIN and XOUT.
D0-D7	I/O port D	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "0." When the built-
			in pull-down transistor is turned on, the key-on wakeup function using "H" level
			sense and the pull-down transistor become valid. The output structure is P-channel
			open-drain.
E0-E2	I/O port E	Output	2-bit (E0, E1) output port. The output structure is P-channel open-drain.
		Input	3-bit input port. For input use (E0, E1), set the latch of the specified bit to "0."
			When the built-in pull-down transistor is turned on, the key-on wakeup function
			using "H" level sense and the pull-down transistor become valid. Port E2 has an
			input-only port and has a key-on wakeup function using "H" level sense and pull-
			down transistor.
G0–G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "0." The output structure
			is P-channel open-drain. When the built-in pull-down transistor is turned on, the key-
			on wakeup function using "H" level sense and pull-down transistor become valid.
CARR	Carrier wave output	Output	Carrier wave output pin for remote control. The output structure is CMOS circuit.
	for remote control		

CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
D0-D7	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E2	Open.	
	Connect to Vss.	
G0-G3	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss or Vbb at the shortest distance and use the thick wire against noise.

PORT FUNCTION

Port	Dim	Input/		Control	Control	Control	Remark
FUIL	Pin	Output	Output structure	bits	instructions	registers	Remark
Port D	D0-D7	I/O	P-channel open-drain	1 bit	SD	PU1, PU2	Pull-down function and
		(8)			RD		key-on wakeup function
					CLD		(programmable)
					SZD		
Port E	Eo	I/O	P-channel open-drain	Output:	OEA	PU0	Pull-down function and
	E1	(2)		2 bits	IAE		key-on wakeup function
				Input:			(programmable)
	E2	Input		3 bits	IAE		
		(1)					
Port G	G0–G3	I/O	P-channel open-drain	4 bits	OGA	PU0	Pull-down function and
		(4)			IAG		key-on wakeup function
							(programmable)
Port CARR	CARR	Output	CMOS	1 bit	SCAR		
		(1)			RCAR		

DEFINITION OF CLOCK AND CYCLE

• System clock (STCK)

The system clock is the source clock for controlling this product. It can be selected as shown below whether to use the Oscillation dividing instruction.

CCK, CCK2, or CCK4 instruction can be executed only once. After one of their instruction is executed once, the operation is same as the NOP instruction though the same or another frequency dividing instruction is executed.

The system clock returns to its initial state (f(XIN)/8) when system is returnd from RAM back-up mode.

Oscillation dividing instruction	System clock	Instruction clock
No use	f(XIN)/8	f(XIN)/32
CCK used	f(XIN)	f(XIN)/4
CCK2 used	f(XIN)/2	f(XIN)/8
CCK4 used	f(XIN)/4	f(XIN)/16

• Instruction clock (INSTCK)


The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling CPU. The one instruction clock cycle is equivalent to one machine cycle.

• Machine cycle

The machine cycle is the cycle required to execute the instruction.



PORT BLOCK DIAGRAMS



FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A_0 is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4bit data, and for 8-bit data transfer together with register A. Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example






Fig. 2 RAR instruction execution example








Fig. 4 TABP p instruction execution example

(5) Most significant ROM code reference enable flag (URS) URS flag controls whether to refer to the contents of the most significant 1 bit (bit 8) of ROM code when executing the TABP p instruction. If URS flag is "0," the contents of the most significant 1 bit of ROM code is not referred even when executing the TABP p instruction. However, if URS flag is "1," the contents of the most significant 1 bit of ROM code is set to flag CY when executing the TABP p instruction (Figure 4).

URS flag is "0" after system is released from reset and returned from RAM back-up mode. It can be set to "1" with the URSC instruction, but cannot be cleared to "0."

(6) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions.

Note : The 4286 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.






Fig. 5 Stack registers (SKs) structure







(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC_H (most significant bit to bit 7) which specifies to a ROM page and PC_L (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).


Make sure that the $\mathsf{PC}\mathsf{H}$ does not exceed after the last page of the built-in ROM.


(9) Data pointer (DP)


Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).


Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).












Fig. 9 SD instruction execution example



PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

Table 1 ROM size and pages

Part number	ROM size (X 9 bits)	Pages
M34286G2	2048 words	16 (0 to 15)

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with the TABP $\ensuremath{\mathsf{p}}$ instruction.


DATA MEMORY (RAM)


1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 11 shows the RAM map.

Table 2 RAM size

Part number	RAM size
M34286G2	64 words X 4 bits (256 bits)








Fig. 11 RAM map

TIMERS

The 4286 Group has the programmable timer.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer 1 underflow flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).




Fig. 12 Auto-reload function

The 4286 Group timer consists of the following circuit.

- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

These timers can be controlled with the timer control registers V1 and V2.

Each timer function is described below.

Table 3 Function related timer

Circuit	Structure	Count source	Frequency	Use of output signal	Control
Circuit	Siluciule	Count source	dividing ratio	Use of output signal	register
Timer 1	8-bit programmable	Carrier wave output (CARRY)	1 to 256	Carrier wave output control	V1
	binary down counter	 Bit 5 of watchdog timer 			
Timer 2	8-bit programmable	• f(XIN)	1 to 256	Carrier wave output	V2
	binary down counter	• f(XIN)/2			
14-bit timer	14-bit fixed frequency	Instruction clock	16384	Watchdog timer	
				Timer 1 count source	






Fig. 13 Timers structure

Table 4 Control registers related to timer

	Timer control register V1		t reset : 0002	at RAM back-up : 0002	W	
1/10	V12 Carrier wave output auto-control bit		Auto-control output by timer 1 is invalid			
V 12			Auto-control output	t by timer 1 is valid		
V/4 .	Timer 4 count course coloction hit	0	Carrier wave output	it (CARRY)		
V I1	V11 Timer 1 count source selection bit		Bit 5 of watchdog ti	imer (WDT)		
	Times descripted bit	0	Stop (Timer 1 state	e retained)		
V 10	V10 Timer 1 control bit		Operating			

	Timer control register V2		reset : 00002	at RAM back-up : 00002	W	
1/20	V23 Carrier wave "H" interval expansion bit		To expand "H" interval is invalid			
VZ3			To expand "H" inte	To expand "H" interval is valid (when V22=1 selected)		
1/0-			Carrier wave gener	ration function invalid		
V22	Carrier wave generation function control bit	1	Carrier wave gener			
1/0		0	f(XIN)			
V21	Timer 2 count source selection bit	1	f(XIN)/2			
1/0-	Time of a stall it	0	Stop (Timer 2 state	e retained)		
V20	Timer 2 control bit	1	Operating			

Note: "W" represents write enabled.

- (1) Control registers related to timer
 - Timer control register V1

Register V1 controls the timer 1 count source and autocontrol function of carrier wave output from port CARR by timer 1. Set the contents of this register through register A with the TV1A instruction.

 Timer control register V2 Register V2 controls the timer 2 count source and the carrier wave generation function by timer. Set the contents of this register through register A with the TV2A instruction.

(2) Precautions

Note the following for the use of timers.


- Count source Stop timer 1 or timer 2 counting to change its count source.
 Reading the count value
- Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Watchdog timer Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1 When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.


Timer 1 count operation When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum \pm 64 μ s (at the minimum instruction execution time : 2 μ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.

- Stop of timer 2
- Avoid a timing when timer 2 underflows to stop timer 2.Writing to reload register R2H
- When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.

- Timer 2 carrier wave output function When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function Count starts from the rising edge 2 in Fig. 14 after the first falling edge of the count source, after timer 1 and timer 2 operations start 1 in Fig. 14.

Time to first underflow ③ in Fig. 14 is different from time among next underflow ④ in Fig. 14 by the timing to start the timer and count source operations after count starts.







(3) Timer 1

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1).

When timer is stopped, data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

When timer is operating, data can be set to only reload register R1 with the T1AB instruction.

When setting the next count data to reload register R1 at operating, set data before timer 1 underflows.

Timer 1 starts counting after the following process;

① set data in timer 1,

② select the count source with the bit 1 of register V1, and③ set the bit 0 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 underflow flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

When the bit 2 of register V1 is set to "1," the carrier wave output enable/disable interval of port CARR is alternately generated each timer 1 underflows (Figure 15).

Data can be read from timer 1 to registers A and B. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2

Timer 2 is an 8-bit binary down counter with the timer 2 reload registers (R2H and R2L).

Data can be set simultaneously in timer 2 and the reload register (R2L) with the T2AB instruction.

The contents of reload register (R2L) set with the T2AB instruction can be set again to timer 2 with the T2R2L instruction. Data can be set to reload register (R2H) with the T2HAB instruction.

Timer 2 starts counting after the following process;

- ① set data in timer 2,
- $\ensuremath{\textcircled{}^{2}}$ select the count source with the bit 1 of register V2, and
- ③ select the valid/invalid of the carrier wave generation function by bit 2 of register V1 (when this function is valid, select the valid/invalid of the carrier wave "H" interval expansion by bit 3), and

④ set the bit 0 of register V1 to "1."

When the carrier wave generation function is invalid ($V2_2="0"$), the following operation is performed;

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 underflow flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

When the carrier wave generation function is valid (V22="1"), the carrier wave which has the "L" interval set to the reload register R2L and "H" interval set to the reload register R2H can be output (Figure 16).

After the count of the "L" interval of carrier wave is started, timer 2 underflows and the timer 2 underflow flag (T2F) is set

to "1". Then, the "H" interval data of carrier wave is reloaded from the reload register R2H, and count continues.

When timer underflows again after auto-reload, the T2F flag is set to "1". And then, the "L" interval data of carrier wave is reloaded from the reload register R2L, and count continues. After that, each timer underflows, data is reloaded from reload register R2H and R2L alternately.

When a value set in reload register R2H is n, "H" interval of carrier wave is as follows;

- ① When to expand "H" interval is invalid (V2₃ = "0"), Count source X (n+1), n = 0 to 255
- When to expand "H" interval is valid (V2₃ = "1"), Count source X (n+1.5), n = 1 to 255

When a value set in reload register R2L is m, "L" interval of carrier wave is as follows;

Count source X (m+1), m = 0 to 255

Data can be read from timer 2 to registers A and B. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer underflow flags (T1F, T2F)

Timer 1 underflow flag or timer 2 underflow flag is set to "1" when the timer 1 or timer 2 underflows. The state of flags T1F and T2F can be examined with the skip instruction (SNZT1, SNZT2).

Flags T1F and T2F are cleared to "0" when the next instruction is skipped with a skip instruction.






Fig. 16 Carrier wave generation example by timer 2

RENESAS

7.5 clocks

7.5 clocks

- In this case, the following is set;

 - To expand "H" interval of carrier wave is invalid (V23 = "0"),
 Timer 2 carrier wave generation function is valid (V22="1"),
 - Count source XIN/2 selected (V21="1"),
 - "L" interval (0316) of carrier wave is set to reload register R2L
 "H" interval (0216) of carrier wave is set to reload register R2H
- Timer 2 count start timing Machine cycle Mi Mi + 1 Mi + 2 TV2A instruction execution cycle (V20) ←1 Instruction clock =f(XIN)/8Xin XIN/2 (Count source selected) Register V20 0316 (021ex 011ex 001ex 021ex 011ex 001ex 031ex 021e Timer 2 count value (Reload register) (R2L) **T** (R2L) (R2H) Timer 2 underflow signal CARRYD Timer 2 count start timing

— Timer 2 count s	top timing	
(
Machine cycle Mi	Mi + 1	Mi + 2
	TV2A instruction execution cycle (V20)←0	
Instruction clock == f(XIN)/8		
Xin		
XIN/2 (Count source selected)		
Register V20		
Timer 2 count value	(001a)(031a)(021a)(011a)(001a)(001a)(031a)(021a)(011a)(001a)(021a)	
(Reload register)	(R2L) (R2H) (R2L) (R2H)	
Timer 2 underflow signal		
CARRYD	(Note 1)	
	Timer 2 count stop timing]
wher at the wave 2: Whe wave	In the carrier wave generation function is valid (V22="1"), avoid a time timer 2 underflows to stop timer 2. When the timer 2 count stop occ a same timing with the timer 2 underflows, hazard may occur in the c output waveform. In the timer 2 is stopped during "H" output of carrier wave while the c generation function is valid, it is stopped after the "H" interval set to ad register R2H is output.	curs carrier arrier

Fig. 17 Timer 2 count start/stop timing

WATCHDOG TIMER


Watchdog timer provides a method to reset and restart the system when a program runs wild. Watchdog timer consists of 14-bit timer (WDT) and watchdog timer flags (WDF1, WDF2).

Watchdog timer downcounts the instruction clock (INSTCK) as the count source immediately after system is released from reset. When the timer WDT count value becomes 000016 and underflow occurs, the WDF1 flag is set to "1." Then, when the WRST instruction is not executed before the timer WDT counts 16383, WDF2 flag is set to "1" and internal reset signal is generated and system reset is performed.

Execute the WRST instruction at period of 16383 machine cycle or less to keep the microcomputer operation normal.

Timer WDT is also used for generation of oscillation stabilization time. When system is returned from reset and from RAM backup mode by key-input, software starts after the stabilization oscillation time until timer WDT downcounts to 3E0016 elapses. · Watchdog timer

Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.





LOGIC OPERATION FUNCTION

The 4286 Group has the 4-bit logic operation function. The logic operation between the contents of register A and the low-order 4 bits of register E is performed and its result is stored in register A.

Each logic operation can be selected by setting logic operation selection register LO.

Set the contents of this register through register A with the TLOA instruction. The logic operation selected by register LO is executed with the LGOP instruction.

Table 5 shows the logic operation selection register LO.

Table 5 Logic operation selection register LO

Lo	Logic operation selection register LO		а	t reset : 002	at RAM back-up : 002	W	
			LO ₀	Logic operation function			
LO1		0	0	Exclusive logic OR operation (XOR)			
	Logic operation selection bits		1	OR operation (OR)			
LOO			0	AND operation (AND)			
			1	Not available			

Note: "W" represents write enabled.



RESET FUNCTION

The 4286 Group has the power-on reset circuit, though it does not have RESET pin. System reset is performed automatically at power-on, and software starts program from address 0 in page 0.

In order to make the built-in power-on reset circuit operate efficiently, set the voltage rising time until V_{DD}= 0 to 2.2 V is obtained at power-on 1ms or less (Ta = -20 °C to 85 °C).

Note on Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms (Ta = -20 °C to 85 °C).
- Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V (Ta = -20 °C to 85 °C).




Fig. 19 Reset release timing




Fig. 20 Power-on reset operation

(1) Internal state at reset

Table 6 shows port state at reset, and Figure 21 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except shown in Figure 21 are undefined, so set the initial value to them.

Table 6 Port state at reset

Name	State at reset					
D0-D7	High impedance state (Pull-down transistor OFF)					
G0–G3	High impedance state (Pull-down transistor OFF)					
E0, E1	High impedance state (Pull-down transistor OFF)					
CARR	"L" output					

Note: The contents of all output latch is initialized to "0."



• Program counter (PC)
Address 0 in page 0 is set to program counter.
• Power down flag (P)0
• Timer 1 underflow flag (T1F)0
Timer 2 underflow flag (T2F)
Timer control register V1
Timer control register V2
Port CARR output flag (CAR)
Pull-down control register PU0
Pull-down control register PU1
Pull-down control register PU2
Logic operation selection register LO
Most significant ROM code reference enable flag (URS)
• Carry flag (CY)
• Register A
• Register B
• Register X X X
• Register Y
Stack pointer (SP) 1 1 "X" represents undefined.

Fig. 21 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

System reset is performed when the supply voltage goes the reset occurrence voltage or less.

When the supply voltage goes reset release voltage or more, the oscillation circuit goes to be in the operating enabled state and system reset is released.

The reset occurrence voltage value is selectable by the CLVD instruction execution.

Refer to the electrical characteristics for reset occurrence value and reset release voltage value.


The voltage drop detection circuit is stopped and power dissipation is reduced in the RAM back-up mode with the initialized CPU stopped.

Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

As the actual operating minimum voltage is lower than the reset generation voltage, the MCU will operate correctly unless oscillation stops before the supply voltage reaches the reset generation voltage during CPU operation.

When designing a system, test the operation thoroughly by confirming the oscillation stop voltage and frequency of the oscillator.








Fig. 22 Voltage drop detection circuit operation waveform



RAM BACK-UP MODE

The 4286 Group has the RAM back-up mode.

When the POF instruction is executed, system enters the RAM back-up state.

As oscillation stops retaining RAM, the functions and states of reset circuit at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM. Table 7 shows the function and states retained at RAM back-up. Figure 24 shows the state transition.

(1) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

(2) Cold start condition

The CPU starts executing the software from address 0 in page

- 0 when any of the following conditions is satisfied . • reset by power-on reset circuit is performed
- reset by power-on reset circuit is period
 reset by watchdog timer is performed
- reset by watchdog time is performed
 reset by voltage drop detection circuit is performed
- In this case, the P flag is "0."

(3) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

Table 7 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	x
carry flag (CY), stack pointer (SP) (Note 2)	~
Contents of RAM	0
Port CARR	×
Ports D0-D7	0
Ports E0, E1	0
Port G	0
Timer control registers V1, V2	×
Pull-down control registers PU0, PU1, PU2	0
Logic operation selection register LO	×
Timer 1 function, Timer 2 function	X
Timer underflow flags (T1F, T2F)	×
Watchdog timer (WDT)	×
Watchdog timer flags (WDF1, WDF2)	×
Most significant ROM code reference enable flag (URS)	×

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2:The stack pointer (SP) points the level of the stack register and is initialized to "112" at RAM back-up.





Fig. 24 State transition



REJ03B0251-0100

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode. Table 8 shows the return condition for each return source.

Table 8 Return source and return condition

Return source	Return condition	Remarks		
Ports Do-D7	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is		
	input.	turned ON by register PU1 and PU2 are valid.		
Ports E0, E1, G	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor		
	input.	turned ON by register PU0 is valid.		
Port E2	Return by an external "H" level	Key-on wakeup function is always valid.		
	input.			

(5) Pull-down control register

Registers PU0, PU1, and PU2 are 4-bit registers and control the ON/OFF of pull-down transistor and key-on wakeup function for ports E_0 , E_1 , G and ports D_0 – D_7 .

Set the contents of register PU0, PU1, or PU2 through register A with the TPU0A, TPU1A, or TPU2A instruction, respectively.

Table 9 Pull-down control registers

	Pull-down control register PU0		reset : 00002	at RAM back-up : state retained	W			
PU03	Ports G ₂ , G ₃ pull-down transistor control	0	Pull-down transisto	ull-down transistor OFF, key-on wakeup invalid				
P003	bit	1	Pull-down transisto	Pull-down transistor ON, key-on wakeup valid				
DUIOs	Ports G ₀ , G ₁ pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid					
P002	PU02 bit		Pull-down transistor ON, key-on wakeup valid					
	PU01 Port E1 pull-down transistor control bit		Pull-down transistor OFF, key-on wakeup invalid					
P001			Pull-down transistor ON, key-on wakeup valid					
DUIOs	Port Es pull down transistor control hit	0	Pull-down transisto	r OFF, key-on wakeup invalid				
PU00	Port E ₀ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid					

Pull-down control register PU1		at reset : 00002		at RAM back-up : state retained W	
DUI			Pull-down transisto	r OFF, key-on wakeup invalid	
PU13	Port D7 pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		
PU12	Part Danull down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
PUI2	Port D ₆ pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid	
PU11	Port Dr. null down transistor control bit	0) Pull-down transistor OFF, key-on wakeup invalid		
FUN	Port D ₅ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		
PU10	Port Dr null down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid		
PUI0	Port D4 pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid		

Pull-down control register PU2		at reset : 00002		at RAM back-up : state retained	W	
PU23			Pull-down transisto	r OFF, key-on wakeup invalid		
P023	Port D ₃ pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		
		0	Pull-down transistor OFF, key-on wakeup invalid			
PU22	Port D ₂ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid			
PU21	Port Dr. pull down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid			
P021	Port D1 pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid			
PU20	Port Da null down transistor control hit	0	Pull-down transistor OFF, key-on wakeup invalid			
FU20	Port D ₀ pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		

Note: "W" represents write enabled.



CLOCK CONTROL

The clock control circuit consists of the following circuits.

- System clock generating circuit
- · Control circuit to stop the clock oscillation
- · Control circuit to return from the RAM back-up state




Fig. 27 Clock control circuit structure

System clock signal $f(X_{IN})$ is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins X_{IN} and X_{OUT} at the shortest distance as shown Figure 28.

A feedback resistor is built-in between XıN pin and XouT pin.




Fig. 28 Ceramic resonator external circuit



LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01 $\mu\text{F})$ between pins VDD and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- use the thickest wire.
- Port E2 is also used as VPP pin. Connect this pin to Vss through the resistor about 5kΩ which is assigned to E2/VPP pin as close as possible at the shortest distance.

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register D (3 bits)
- Register E (8 bits)

③ Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs)

Stack registers (SK_s) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contnts of registers SK_s are destroyed when 4 levels are exceeded.

S Notes on unused pins

Pin	Connection	Usage condition
D0-D7	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E2	Open.	
	Connect to Vss.	
G0-G3	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)


 Connect the unused pins to Vss and Vbb at the shortest distance and use the thick wire against noise.


6 Timer

Count source Stop timer 1 or timer 2 counting to change its count source.

- Reading the count value
 Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Watchdog timer
 Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- Writing to reload register R1 When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- Timer 1 count operation When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum $\pm 64 \,\mu s$ (at the minimum instruction execution time : $2 \,\mu s$) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2
- Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H
 When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.
- Timer 2 carrier wave output function When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function Count starts from the rising edge 2 in Fig. 29 after the first falling edge of the count source, after timer 1 and timer 2 operations start 1 in Fig. 29.

Time to first underflow ③ in Fig. 29 is different from time among next underflow ④ in Fig. 29 by the timing to start the timer and count source operations after count starts.





⑦ Program counter

Make sure that the program counter does not specify after the last page of the built-in ROM.



8 Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms (Ta = -20 °C to 85 °C).
- Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V (Ta = -20 °C to 85 °C).

Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

As the actual operating minimum voltage is lower than the reset generation voltage, the MCU will operate correctly unless oscillation stops before the supply voltage reaches the reset generation voltage during CPU operation.

When designing a system, test the operation thoroughly by confirming the oscillation stop voltage and frequency of the oscillator.




Fig. 30 VDD and VDET

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

11 QzROM

- Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

12 Notes On ROM Code Protect

(QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.



INSTRUCTIONS

The 4286 Group has the 72 instructions. Each instruction is described as follows;

(1) List of instruction function

- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	D	Port D (8 bits)
В	Register B (4 bits)	E	Port E (3 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
ER	Register E (8 bits)	CARR	Port CARR (1 bit)
V1	Timer control register V1 (3 bits)	CAR	CAR flag (1 bit)
V2	Timer control register V2 (4 bits)		
PU0	Pull-down control register PU0 (4 bits)	х	Hexadecimal variable
PU1	Pull-down control register PU1 (4 bits)	у	Hexadecimal variable
PU2	Pull-down control register PU2 (4 bits)		
LO	Logic operation selection register LO (2 bits)	р	Hexadecimal variable
		n	Hexadecimal constant which represents the
х	Register X (2 bits)		immediate value
Y	Register Y (4 bits)	j	Hexadecimal constant which represents the
DP	Data pointer (6 bits)		immediate value
	(It consists of registers X and Y)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (11 bits)		(same for others)
РСн	High-order 4 bits of program counter		
PC∟	Low-order 7 bits of program counter	←	Direction of data movement
SK	Stack register (11 bits X 4)	\Leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (2 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
R1	Timer 1 reload register	—	Negate, Flag unchanged after executing
T1	Timer 1		instruction
T1F	Timer 1 underflow flag	M(DP)	RAM address pointed by the data pointer
R2H	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2L	Timer 2 reload register	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2	Timer 2		in page p3 p2 p1 p0
T2F	Timer 2 underflow flag	С	Hex. number C + Hex. number x (also same for
WDT	Watchdog timer	+	others)
WDF1	Watchdog timer flag 1	х	
WDF2	Watchdog timer flag 2		
URS	Most significant ROM code reference enable flag		
Р	Power down flag		
STCK	System clock		
INSTCK	Instruction clock		

Note : The 4286 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
	ТАВ	(A) ← (B)	41		LA n	(A) ← n	34
						n = 0 to 15	
	ТВА	(B) ← (A)	43		TABP p	(SP) ← (SP) + 1	42
fer	TAY	(A) ← (Y)	43		таве р	(SF) ← (SF) + 1 (SK(SP)) ← (PC)	42
ans						(РСн) ← p p=0 to 15	
Register to register transfer	TYA	(Y) ← (A)	45			(PCL) ← (DR2–DR0, A3–A0)	
egist						When URS=0	
to te	TEAB	$(ER_7 - ER_4) \leftarrow (B)$	43			$(B) \leftarrow (ROM(PC))7 \text{ to } 4$ $(A) \leftarrow (ROM(PC))3 \text{ to } 0$	
ster		(ER3–ER0) ← (A)				$(A) \leftarrow (ROM(PC))_{3 to 0}$ When URS=1	
Regi	TABE	(B) ← (ER7–ER4)	42			(CY) ← (ROM(PC)) ₈	
		(A) ← (ER3–ER0)				(B) ← (ROM(PC))7 to 4	
						$(A) \leftarrow (ROM(PC)) \text{3 to 0}$	
	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	43			$(PC) \leftarrow (SK(SP))$	
	LXY x, y	(X) ← x, x = 0 to 3	34			(SP) ← (SP) – 1	
es		$(Y) \leftarrow y, y = 0 \text{ to } 15$		ç	AM	(A) ← (A) + (M(DP))	29
RAM addresses				Arithmetic operation			
addı	INY	(Y) ← (Y) + 1	33	ledo	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	29
AM	DEV		22	etic		(CY) ← Carry	
	DEY	(Y) ← (Y) − 1	33	thm	An	(A) ← (A) + n	29
	TAM j	(A) ← (M(DP))	42	Ari		n = 0 to 15	25
		$(X) \leftarrow (X) EXOR(j)$					
		j = 0 to 3			SC	(CY) ← 1	37
	VANA:		40		DO		20
	XAM j	$(A) \longleftrightarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$	46		RC	(CY) ← 0	36
		j = 0 to 3			szc	(CY) = 0 ?	40
	XAMD j	$(A) \longleftrightarrow (M(DP))$	46		CMA	$(A) \leftarrow (\overline{A})$	32
sfer		$(X) \leftarrow (X) EXOR(j)$					25
rans		j = 0 to 3 (Y) \leftarrow (Y) - 1			RAR	\rightarrow CY \rightarrow A3A2A1A0	35
RAM to register transfer					LGOP	Logic operation	34
egis	XAMI j	$(A) \longleftrightarrow (M(DP))$	46			instruction	
to l		$(X) \leftarrow (X) EXOR(j)$				XOR, OR, AND	
SAM		j = 0 to 3			00.		07
		(Y) ← (Y) + 1			SB j	(Mj(DP)) ← 1 j = 0 to 3	37
						J = 0 10 0	
				ion	RB j	(Mj(DP)) ← 0	36
				Bit operation		j = 0 to 3	
				it op	070		20
				Bi	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	39
] = 0 10 0	
-							



Grouping	Mnemonic	Function	Page		Grouping	Mnemonic	Function	Page
<u> </u>	SEAM	(A) = (M(DP)) ?	38			TV1A	(V12−V10) ← (A2−A0)	45
Comparison operation	SEA n	(A) = n ? n = 0 to 15	38			TAB1	(B) ← (T17–T14) (A) ← (T13–T10)	41
	Ва	(PCL) ← a6–a0	29	+		T1AB	at timer 1 stop (V1₀=0):	40
Branch operation	BL p, a	(PCH) ← p (PCL) ← a6-a0	30				$(R17-R14) \leftarrow (B) (T17-T14) \leftarrow (B) (R13-R10) \leftarrow (A) (T13-T10) \leftarrow (A)$	
anch ol	BA a	(PCL) ← (a6–a4, A3–A0)	30				at timer 1 operating (V1₀=1): (R17–R14) ← (B)	
B	BLA p, a	(РСн) ← р (РСL) ← (а6–а4, Аз–Ао)	30				(R13–R10) ← (A)	
	BM a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	30			SNZT1	(T1F) = 1 ? (T1F) ← 0	39
		(PCH) ← 2 (PCL) ← a6-a0				TV2A	(V23–V20) ← (A3–A0)	45
beration	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	31			TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	42
Subroutine operation		(PCH) ← p p= 0 to 15 (PCL) ← a6-a0	24		Timer operation	T2AB	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$	40
0	a BMLA p,	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p p= 0 to 15 (PCL) ← (a6–a4, A3–A0)	31			T2HAB	(T23–T20) ← (A) (R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)	41
operation	RT	(PC) ← (SK(SP)) (SP) ← (SP) - 1	37			T2R2L	(T27–T24) ← (R2L7–R2L4) (T23–T20) ← (R2L3–R2L0)	41
Return o	RTS	(PC) ← (SK(SP)) (SP) ← (SP) – 1	37			SNZT2	(T2F) = 1 ? (T2F) ← 0	39



Grouping		RUCTION FUNCTION (CC Function	Page
	CLD	(D) ← 0	32
	RD	(D(Y)) ← 0 (Y) = 0 to 7	36
tion	SD	(D(Y)) ← 1 (Y) = 0 to 7	38
Input/Output operation	SZD	(D(Y)) = 0 ? (Y) = 0 to 7	40
iput/Out	OEA	(E1, E0) ← (A1, A0)	35
<u> </u>	IAE	(A2–A0) ← (E2–E0)	33
	OGA	(G) ← (A)	35
	IAG	(A) ← (G)	33
ave ration	SCAR	(CAR) ← 1	38
Carrier wave control operation	RCAR	(CAR) ← 0	36
	NOP	(PC) ← (PC) + 1	34
	POF	RAM back-up	35
	SNZP	(P) = 1 ?	39
	ССК	STCK changes to f(XIN)	31
	CCK2	STCK changes to f(XIN)/2	31
ation	CCK4	STCK changes to f(XIN)/4	32
Other operation	CLVD	Reset occurrence voltage value changes	32
Othe	TLOA	(LO1, LO0) ← (A1, A0)	44
	URSC	(URS) ← 1	45
	TPU0A	(PU03–PU0₀) ← (A3–A₀)	44
	TPU1A	(PU13–PU10) ← (A3–A0)	44
	TPU2A	(PU23–PU20) ← (A3–A0)	44
	WRST	(WDF1) ← 0	46

LIST OF INSTRUCTION FUNCTION (CONTINUED)

Rev.1.00 Aug 06, 2008 page 28 of 64 REJ03B0251-0100



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

Do n1 n0 2	0 A n 16	Number of words 1 Grouping: Description	register A.	value n in	Skip condition Overflow = 0 the immediate field to		
2	16	Grouping:	Arithmetic : Adds the v register A. The conte	operation value n in			
			: Adds the v register A. The conte	value n in	the immediate field to		
			Skips the	next instru	y flag CY remains un- uction when there is no Ilt of operation.		
D0	0 0 A	Number of words	Number of cycles	Flag CY	Skip condition		
2	16	1	1	-	_		
		Grouping:	Arithmetic	rithmetic operation			
		Description	Stores the	result in re	egister A. The contents		
d Carry)							
Do		Number of	Number of	Flag CY	Skip condition		
1 1 ₂	0 0 B ₁₆	1	1	0/1	_		
		Grouping: Description	: Adds the c CY to regis	contents of ster A. Sto	res the result in regis-		
D0	1 ⁸ a	Number of words	Number of cycles	Flag CY	Skip condition		
2	<u>' +a ^u 16</u>	1	1	-	_		
		Grouping: Description	: Branch with	hin a page			
	1 0 2 d Carry) D0 1 1 2 D0 a1 a0	1 0 2 0 0 A 16 d Carry) D0 1 1 1 16 1 1 2 0 0 B 16 D0 1 1 2 0 0 B 16	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 A 16 words cycles cycles		



BA a (Bran	ch to address a + Accumulator)					
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 1	0 0 1 16	words	cycles		
		1 8 a 16	2	2	-	-
		Grouping:	Branch ope	eration		
Operation:	(PCL) ← a6–a4, A3–A0		Description	(a6 a5 a4 A ing the low	3 A2 A1 A0) /-order 4 b	: Branches to address determined by replac- its of the address a in h register A.
BL p, a (Br	anch Long to address a in page p)					
Instruction code	D8 D0 0 0 0 1 1 p3 p2 p1 p0	0 3 p	Number of words	Number of cycles	Flag CY	Skip condition
			2	2	-	-
	$\begin{bmatrix} 1 & 1 & a6 & a5 & a4 & a3 & a2 & a1 & a0 \end{bmatrix}_2$ $\begin{bmatrix} 1 & 8 \\ +a & a3 \end{bmatrix}$		Grouping:	Branch ope	eration	
Operation:	(PCH) ← (P)		Description			: Branches to address
	(PCL) ← a6–a0		Note:	a in page p p is 0 to 15		
BLA p, a (E	Branch Long to address a in page p)					
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 0 0	0 1 0 16	words 2	cycles 2	_	
	1 1 a6 a5 a4 p3 p2 p1 p0 2 1 8 p1 1		Crouning	Dranch and		
Operation:	(PCH) ← (P)		Grouping: Description	Branch ope		: Branches to address
Operation.	$(PCL) \leftarrow (a6-a4, A3-A0)$		Decemption			determined by replac-
				0		its of the address a in
			Note:	page p witl p is 0 to 15	-	Α.
BM a (Brar	nch and Mark to address a in page 2)		1			
Instruction code	D8 D0 1 0 a6 a5 a4 a3 a2 a1 a0	1 a a	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 a6 a5 a4 a3 a2 a1 a0 ₂	1 a a ₁₆	1	1	-	-
Operation:	(SK(SP)) ← (PC)		Grouping:	Subroutine	call opera	ition
	(SP) ← (SP) + 1		Description			page 2 : Calls the
	(PCH) ← 2			subroutine	at address	s a in page 2.
	(PCL) ← a6-a0					



BML p, a	(Branch and Mark Long to address a	in page p)				
Instruction code	D8 D0 0 0 1 1 1 p3 p2 p1 p0 2	0 7 p ₁₆	Number of words 2	Number of cycles 2	Flag CY	Skip condition
Operation:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1 a a ₁₆	Grouping: Description Note:	Subroutine Call the su address a p is 0 to 15	broutine : in page p.	Calls the subroutine at
BMLA p, a	(Branch and Mark Long to address a	in page p)				
Instruction code	D8 D0 0 0 1 0 1 0 0 0 0 2	0 5 0 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 a6 a5 a4 p3 p2 p1 p0 2	1 a p 16	2	2		-
Operation:	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (a6-a4, A3-A0)$		Grouping: Description Note:	address (a	broutine : 16 a5 a4 A3 1g the low- 5 with regis	Calls the subroutine at A2 A1 A0) determined order 4 bits of address
CCK (Char Instruction code	Des Do 0 0 1 0 1 1 0 0 1 2	0 5 9 16	Number of words	Number of cycles	Flag CY	Skip condition
			1	1 Other oper	-	-
Operation:	Change to STCK = f(XIN)		Grouping: Description			ck (STCK) from f(XIN)/8
CCK2 (Cha	ange system Clock to f(XIN)/2)					
Instruction code	D8 D0 0 0 0 0 1 1 0 0 1	0 1 9	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	Change to STCK = f(XIN)/2		Grouping: Description	Other oper Changes s to f(XIN)/2.		ck (STCK) from f(XIN)/8



CCK4 (Cha	ange system Clock to f(XIN)/4)					
Instruction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 1	0 2 D 16	1	1	_	_
Operation:	Change to STCK = $f(XIN)/4$		Grouping:	Other oper	ation	
			Description			k (STCK) from f(XIN)/8
CLD (CLea	ar port D)					
Instruction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
ooue	0 0 0 0 1 0 0 1 2	0 1 1 1	1	1	-	_
Operation:	(D) ← 0		Grouping:	Input/Outp	ut operatio	n
			Description	: Clears (0)	to port D (ł	igh-impedance state).
CLVD (Cha	ange Voltage Drop Detection)					
Instruction code	D8 D0 0 0 0 1 0 1 1 0	0 2 E	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	-
Operation:	Reset occurrence voltage 1.5→1.7V		Grouping:	Other oper		
			Description	Change re to 1.7V (Ta		ence voltage from1.5V
· · · · · ·	Iplement of Accumulator)		1	1	, ,	
Instruction code			Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 0 0 2	0 1 C ₁₆	1	1	-	-
Operation:	$(A) \leftarrow \overline{(A)}$		Grouping: Description	Arithmetic Content A's content	e one's co	mplement for register er A.



DEY (DEcr	ement register Y)					
Instruction code	D8 D0 0 0 0 0 1 0 1 1 1	0 1 7	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(Y) = 15
Operation:	(Y) ← (Y) − 1		Grouping:	RAM addre	esses	
			Description	As a resul	t of subtra gister Y is	contents of register Y. action, when the con- 15, the next instruction
IAE (Input	Accumulator from port E)					
Instruction code	D8 D0 0 0 1 0 1 0 1 0 2	0 5 6 16	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	-	-
Operation:	(A2–A0) ← (E2–E0)	Grouping:	Input/Outp	ut operatio	n	
			Description	: Transfers t A.	the conten	ts of port E to register
IAG (Input	Accumulator from port G)					
Instruction code	D8 D0 0 0 0 1 0 1 0 0 0	0 2 8 16	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	-	-
Operation:	(A) ← (G)		Grouping: Input/Output operation			
			Description	A.	ine conten	ts of port G to register
INY (INcre	ment register Y)					
Instruction code	D8 D0 0 0 0 0 1 0 0 1 1	0 1 3	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(Y) = 0
Operation:	$(Y) \leftarrow (Y) + 1$		Grouping:	RAM addre	esses	
			Description	sult of ad	ldition, w	s of register Y. As a re- hen the contents of e next instruction is



LA n (Load	I n in Accumulator)		1	1		
Instruction code	D8 D0 0 1 0 1 1 n3 n2 n1 n0	0 B n ac	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	Continuous description
Operation:	(A) ← n		Grouping:	Arithmetic	operation	
	n = 0 to 15		Description	register A. When the coded and struction	LA instruc I executed is exec	the immediate field to tions are continuously d, only the first LA in- uted and other LA d continuously are
LGOP (LoC	Gic OPeration between accumulator	and register E)				
Instruction code	D8 D0 0 0 1 0 0 0 0 0 1	0 4 1	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	-
Operation:	Logic operation XOR, OR, AND		Grouping:	Arithmetic	operation	
			Description	logic oper tween the	ation sele e content	operation selected by action register LO be- as of register A and as the result in register
LXY x, y (L	.oad register X and Y with x and y)					
Instruction code	D8 D0 0 1 1 x1 x0 y3 y2 y1 y0	0 C y 16	Number of words	Number of cycles	Flag CY	Skip condition
		+ X 1 6	1	1	-	Continuous description
Operation:	$(X) \leftarrow x, x = 0 \text{ to } 3$		Grouping:	RAM addre	esses	
	(Y) ← y, y = 0 to 15		Description	register X, field to reg tions are co only the fi	and the va gister Y. V ontinuousl rst LXY ir LXY instru	the immediate field to alue y in the immediate /hen the LXY instruc- y coded and executed, instruction is executed inctions coded continu-
NOP (No O	Peration)					
Instruction code		0 0 0 16	Number of words	Number of cycles	Flag CY	Skip condition
	$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \end{bmatrix}_2$	0 0 0 16	1	1	-	_
Operation:	(PC) ← (PC) + 1		Grouping: Description	Other oper : No operation		



OEA (Outp	ut port E from Accumulator)					
Instruction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 0 0 0 0 1 0 0 2	0 8 4 16	1	1	_	_
Operation:	(E1, E0) ← (A1, A0)		Grouping:	Input/Outp	ut operatio	n
Operation.	$(E1, E0) \leftarrow (A1, A0)$					of register A to port E.
			-	·		
OGA (Outp	ut port G from Accumulator)					
Instruction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code	0 1 0 0 0 0 0 0 0 0 2	0 8 0 16	1	cycles 1	_	
			Grouping:		ut oporatio	
Operation:	$(G) \leftarrow (A)$		Grouping: Input/Output operation Description: Outputs the contents of register A t			
						0.109.0007710 port 01
POF (Powe	or OEf1)					
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 1	0 0 D ₁₆	words	cycles		
			1	1	-	_
Operation:	RAM back-up		Grouping:	Other oper		
			Description	: Puts the sy	stem in RA	AM back-up state
RAR (Rotat	te Accumulator Right) D8 D0		Number of	Number of	Flag CY	Skip condition
code		0 1 D 16	words	cycles	i lag o i	
		10	1	1	0/1	-
Operation:			Grouping:	Arithmetic	operation	
			Description			ontents of register A in- of carry flag CY to the
				right.	contonic	



RB j (Rese	et Bit)						
Instruction code	D8 D0 0 0 1 0 0 1 1 j1 j0	0 4 C +j 16	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	1	-	-	
Operation:	(Mj(DP)) ← 0		Grouping: Bit operation				
	j = 0 to 3		Description			its of bit j (bit specified e immediate field) of	
RC (Reset	Carry flag)						
Instruction code	D8 D0	0 0 6 16	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	1	0	_	
Operation:	(CY) ← 0		Grouping:				
				: Clears (0)			
	set CAR flag)						
Instruction code	D8 D0 0 1 0 0 0 1 1 0 2	0 8 6 16	Number of words	Number of cycles	Flag CY	Skip condition	
			1	I	-	_	
Operation:	$(CAR) \leftarrow 0$		Grouping: Carrier wave control operation				
			Description	: Clears (0)	to port CA	RR output flag.	
	port D specified by register Y)		1				
Instruction code	D8 D0 0 0 0 0 1 0 1 0 0 2	0 1 4 16	Number of words	Number of cycles	Flag CY	Skip condition	
		10	1	1	-	-	
Operation:	(D(Y)) ← 0 However, (Y) = 0 to 7		Grouping: Description	Input/Outp : Clears (0) ister Y (hig	to a bit of p	oort D specified by reg-	



RT (ReTurr	n from subroutine)					
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 0 1 0 0 2	0 4 4 16	words	cycles		
			1	2	-	-
Operation:	(SP) ← (SP) – 1		Grouping:	Return ope	eration	
	(PC) ← (SK(SP))		Description	: Returns f called the		outine to the routine
RTS (ReTu	rn form subroutine and Skip)					
Instruction code	D8 D0 0 0 1 0 0 1 0 1	0 4 5	Number of words	Number of cycles	Flag CY	Skip condition
	2 2 2 2 2 2 2 2 2 2	16	1	2	-	Skip at uncondition
Operation:	(SP) ← (SP) – 1		Grouping:	Return ope	eration	
	$(PC) \leftarrow (SK(SP))$		Description		subroutine	outine to the routine , and skips the next in dition.
SB j (Set B	it)		I	1		
Instruction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 0 1 1 <u>1 j1 j0</u> ₂	0 5 C +j 16	1	1	_	-
Operation:	(Mj(DP)) ← 1		Grouping:	Bit operation	on	
	j = 0 to 3		Description			of bit j (bit specified by ediate field) of M(DP).
SC (Set Ca	arry flag)					
Instruction code	D8 D0 0 0 0 0 0 0 1 1 1	0 0 7	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	1	-
Operation:	(CY) ← 1		Grouping:	Arithmetic	operation	
			Description	: Sets (1) to	carry flag	CY.



SCAR (Set	CAR flag)					
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 1 0 0 0 1 1 1 2	0 8 7 16	words	cycles 1	_	
Operation:	(CAR) ← 1		Grouping:	Carrier wa		•
			Description	: Sets (1) to	port CARI	R output flag (CAR).
SD (Set po	rt D specified by register Y)					
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1	0 1 5 16	words	cycles		
			1	1	-	-
Operation:	(D(Y)) ← 1		Grouping:	Input/Outp	ut operatio	้า
	(Y) = 0 to 7		Description	. ,	a bit of po	rt D specified by regis-
				ter Y.		
· · · · ·	p Equal, Accumulator with immediate	data n)	1			
Instruction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 1 2	0 2 5 16	2	2	_	(A) = n, n = 0 to 15
	0 1 0 1 1 n3 n2 n1 n0 2	0 B n ₁₆	Grouping:	Compariso	n operatio	n
Operation:	(A) = n ?		Description	-		uction when the con-
	n = 0 to 15					equal to the value n in
				the immed	iate field.	
SEAM (Ski	p Equal, Accumulator with Memory)					
Instruction code			Number of words	Number of cycles	Flag CY	Skip condition
couc	0 0 0 1 0 0 1 0 0 2	0 2 6 16	1	1	-	(A) = (M(DP))
Operation:	(A) = (M(DP)) ?		Grouping:	Compariso	n operatio	n
			Description			uction when the con-
				-	gister A is e	equal to the contents of
				M(DP).		



SNZP (Skip	o if Non Zero condition of Power dow	n flag)				
Instruction code	D8 D0 0 0 0 0 0 0 0 1 1	0 0 3	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(P) = 1
Operation:	(P) = 1 ?		Grouping:	Other oper	ation	
			Description			tion when P flag is "1". remains unchanged.
SNZT1 (Sk	ip if Non Zero condition of Timer 1 ur	nderflow flag)				
Instruction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	(T1F) = 1
Operation:	(T1F) = 1 ?		Grouping:	Timer oper	ation	
	(T1F) ← 0		Description		-	skips the next instruc- ts of T1F flag is "1."
SNZT2 (Sk	ip if Non Zero condition of Timer 2 in	terrupt request	flag)			
Instruction	D8 D0	[]	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 1 0 1 0 1 0 2	0 5 2 16	words 1	cycles 1	_	(T2F) = 1
Operation:	(T2F) = 1 ?		Grouping:	Timer oper		
	(T2F) ← 0		Description		-	skips the next instruc- ts of T2F flag is "1."
SZBj (Skip	if Zero, Bit)					
Instruction code	D8 D0 0 0 0 1 0 0 j1 j0	0 2 j	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 j1 j0 ₂	0 2 j ₁₆	1	1	-	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0 ?		Grouping:	Bit operation		
	j = 0 to 3		Description	tents of bit	t j (bit spe	ruction when the con- cified by the value j in of M(DP) is "0."



SZC (Skip	if Zero, Carry flag)					
Instruction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 1 1 1 2	0 2 F ₁₆	1	cycles 1	_	(CY) = 0
Operation:	(CY) = 0 ?		Grouping:	Arithmetic	operation	
Operation.			Description		next instr	uction when the con- is "0."
SZD (Skip	if Zero, port D specified by register Y)				
Instruction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
coue	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccc} 0 & 2 & 4 \\ \hline 0 & 2 & B \\ \hline 16 \end{array}$	2	2	-	(D(Y)) = 0 (Y) = 0 to 7
Operation:	(D(Y)) = 0 ?		Grouping:	Input/Outp	ut operatio	n
operation.	(Y) = 0 to 7		Description		-	ction when a bit of port
T1AB (Transtruction	nsfer data to timer 1 and register R1 f	rom Accumula	tor and reg	ister B) Number of	Flag CY	Skip condition
code		0 4 7	words	cycles	i lag o i	onip containen
		16	1	1	-	_
Operation:	at timer 1 stop (V10=0) (R17-R14) ← (B), (R13-R10) ← (A) (T17-T14) ← (B), (T13-T10) ← (A) at timer 1 operating (V10=1) (R17-R14) ← (B), (R13-R10) ← (A)		Grouping: Description	tents of rea and reload At timer 1	stop (V10 gister A an register R operating of register	= 0), transfers the con- d register B to timer 1 1. (V10 = 1), transfers the A and register B to re-
T2AB (Tra	nsfer data to timer 2 and register R2L	from Accumula	ator and re	gister B)		
Instruction code	D8 D0 0 1 0 0 0 1 0 0 0	0 8 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		0 0 0 16	1	1	-	_
Operation:	(R2L7–R2L4) ← (B)		Grouping:	Timer oper	ration	
	$(R2L_3-R2L_0) \leftarrow (A)$ (T27-T24) $\leftarrow (B)$ (T23-T20) $\leftarrow (A)$		Description			ts of registers A and B 2 reload register R2L.



T2HAB (Tr	ansfer data to register R2H Accumula	ator from regist	er B)			
Instruction code	D8 D0 0 1 0 0 0 1 0 0 1	0 8 9 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	-
Operation:	(R2H7–R2H4) ← (B)		Grouping:	Timer oper	ation	
	(R2H3–R2H0) ← (A)		Description			nts of register A and register R2H.
T2R2L (Tra	ansfer data to timer 2 from register R2	2L)				
Instruction code	D8 D0 0 0 1 0 1 0 1 1	0 5 3	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	-	_
Operation:	(T27−T24) ← (R2L7−R2L4)		Grouping:	Timer oper	ation	
	(T23–T20) ← (R2L3–R2L0)		Description	: Transfers R2L to time		nts of reload register
TAB (Trans	sfer data to Accumulator from registe	r B)				
Instruction code	D8 D0 0 0 0 0 1 1 1 0 2	0 1 E ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	-	_
Operation:	(A) ← (B)		Grouping:	Register to		
			Description	ister A.	ine conten	ts of register B to reg-
TAB1 (Trar	nsfer data to Accumulator and registe	r B from timer	1)			
Instruction code	D8 D0	0 5 7	Number of words	Number of cycles	Flag CY	Skip condition
		0 3 7 16	1	1	-	_
Operation:	(B) ← (T17–T14) (A) ← (T13–T10)		Grouping: Description	Timer oper Transfers t ters A and	the conter	ts of timer 1 to regis-



		B from timer 2	≤)			
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 0 0 0 0 2	0 4 0 16	words	cycles		
		10	1	1	-	_
Operation:	(B) ← (T27–T24)		Grouping:	Timer oper	ation	
	$(A) \leftarrow (T23 - T20)$					its of timer 2 to regis-
				ters A and	Β.	
TABE (Trar	nsfer data to Accumulator and register	B from registe	er E)			
Instruction	D8 D0		, Number of	Number of	Flag CY	Skip condition
code		0 2 A 40	words	cycles		
		16	1	1	-	_
Operation:	(B) ← (ER7–ER4)		Grouping:	Register to	register tr	ansfer
operation.	$(A) \leftarrow (ER_3 - ER_0)$			-	-	ts of register E to reg-
				isters A and		
	ansfer data to Accumulator and regist	er B from Pro	1			
Instruction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code	0 1 0 0 1 p3 p2 p1 p0 2	0 9 p ₁₆	1	cycles 3	_	
			1	5	0/1	_
Operation:	$SK(SP)$ \leftarrow (PC), (SP) \leftarrow (SP) + 1	٨)	Grouping:	Arithmetic		
	$(PCH) \leftarrow p, (Note), (PCL) \leftarrow (DR_2 - DR_0, A_3 - A_3)$ When URS = 0, $(B) \leftarrow (ROM(PC))$ 7 to 4, $(A) \leftarrow (ROM(PC))$ 3 to 6 When URS = 1, $(CV) \leftarrow (ROM(PC))$		Description	to 0 to regis "0". These b address (DF	ter A wher bits 7 to 0 a R2 DR1 DR	o register B and bits 3 I URS flag is cleared to are the ROM pattern in 0 A3 A2 A1 A0) specified
	(CY) \leftarrow (ROM(PC))8 (B) \leftarrow (ROM(PC))7 to 4, (A) \leftarrow (ROM(PC))3 to 0	0	CY=0/1:	by registers		n page p. attern is transferred
	$(SP) \leftarrow (SP) - 1, (PC) \leftarrow (SK(SP))$		01-0/1.			lag is set to "1".
						ction is executed).
				instruction is		when the TABP p .)
			Note:	p is 0 to 15.		,
TAMi (Tra	nsfer data to Accumulator from Memo	ary)	1			
Instruction	D ₈ D ₀	''y/	Number of	Number of	Flag CY	Skip condition
code	$\begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 1 & j1 & j0 \end{bmatrix}_{0}$	0 6 4 +j 16	words	cycles	r lag O I	Skip condition
		0 0 +j 16	1	1	-	_
			Grouping:	RAM to reg	nister trans	fer
Operation:	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array} $		Description			contents of M(DP) to
	j = 0 to 3			register A performed	, an exclu between re mediate fie	sive OR operation is egister X and the value eld, and stores the re-



TAY (Trans	fer data to Accumulator from register	r Y)				
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 1 2	0 1 F 16	words	cycles		
			1	1	-	_
Operation:	(A) ← (Y)		Grouping:	Register to	-	
			Description		he content	s of register Y to regis-
				ter A.		
		(to r)				
Instruction	sfer data to register B from Accumula	ator)	Number of	Number of	Flag CY	Skip condition
code		0 0 E 16	words	cycles	r lag O i	Okip condition
		0 0 L 16	1	1	-	_
Operation:	(B) ← (A)		Grouping:	Register to	register tr	ansfer
operation			Description			s of register A to regis-
				ter B.		
	sfer data to register D from Accumula	ator)				
Instruction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 2	0 2 9 16	1	1	_	_
			Crouning	Dogistor to		ionofor
Operation:	$(DR_2-DR_0) \leftarrow (A_2-A_0)$		Grouping: Description	Register to		ansier is of register A to regis-
			Decemption	ter D.		o or regiotor / to regio
TEAB (Tra	nsfer data to register E from Accumu	lator and regist	er B)			
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 1 0 2	0 1 A 16	words 1	cycles 1	_	_
Operation:	$(ER7-ER4) \leftarrow (B)$		Grouping:	Register to	-	
	$(ER3-ER0) \leftarrow (A)$		Description	: Transfers register B		nts of register A and er E.
				g.o.o. D	- egiote	



TLOA (Trar	nsfei	dat	ta to	reg	jiste	er Lo	O fro	m A	\ccum	ulato	or)					
Instruction	D8							Ľ	00				Number of	Number of	Flag CY	Skip condition
code	0	0	1	0	1	1	0 0) 2	0	5	8 16	words	cycles		
									2			10	1	1	-	-
Operation:	(LO	1. LC)0) ←	- (A1,	. Ao)								Grouping:	Other oper	ation	
	\	, -	- /	()	, -,											ts of register A to logic
														operation s	selection re	egister LO.
TPU0A (Tra	ansf	er da	ata 1	to re	gis	ter	PU0	fror	n Acc	umu	lator	r)				
Instruction	D8							C	00				Number of	Number of	Flag CY	Skip condition
code	0	1	0	0	0	1	1	· ۱		0	8	F 16	words	cycles		
													1	1	-	-
Operation:	(PU	03–F	200 V) ← (Аз-	A0)							Grouping:	Other oper	ation	
													Description			ts of register A to pull-
														up control	register Pl	JO.
TPU1A (Tra	ansf	er d	ata 1	to re	gis	ter	PU1	fror	n Acc	umu	lator	r)				
Instruction	D8								00	_			Number of words	Number of cycles	Flag CY	Skip condition
code	0	1	0	0	0	1	1 ′) 2	0	8	E 16	1	1	_	
Operation:	(PU	13—F	PU10) ← (Аз-	A0)							Grouping:	Other oper		
													Description	up control		ts of register A to pull-
															register i t	J1.
								,	•			<u>``</u>				
TPU2A (Tra		er da	ata 1	to re	gis	ter	PU2			umu	lator	r)	Number	Number		
Instruction code	D8	4	0	0	0	4	4		00		0		Number of words	Number of cycles	Flag CY	Skip condition
coue	0	1	0	0	0	1	1 () (2	0	8	D 16	1	1	_	_
	(D)	0 5				• `							0	011		
Operation:	(PU	23-F	^v U20) ← (A3-	A0)							Grouping: Description	Other oper		ts of register A to pull-
													Description	up control		
															0	



TV1A (Trai	nsfer data to register V1 from Accum	ulator)				
Instruction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code	0 0 1 0 1 0 1 1 1 2	0 5 B ₁₆	1	cycles 1	_	
						_
Operation:	(V12–V10) ← (A2–A0)		Grouping:	Timer oper		
			Description	ter V1.	the content	s of register A to regis-
TV2A (Trar	nsfer data to register V2 from Accum	ulator)				
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 1 1 0 1 0 2	0 5 A ₁₆	words	cycles		
			1	1	-	_
Operation:	(V23–V20) ← (A3–A0)		Grouping:	Timer oper		
			Description	ter V2.	he content	s of register A to regis-
TYA (Trans	sfer data to regiser Y from Accumulat	or)	1			
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 2	0 0 C ₁₆	words	cycles 1	_	
						_
Operation:	$(A) \to (Y)$		Grouping:	Register to		
			Description	ter Y.	he content	s of register A to regis-
URSC (Set	s Upper ROM Code reference enable	e flag)				
Instruction	D8 D0		Number of words	Number of	Flag CY	Skip condition
code	0 1 0 0 0 0 1 0 2	0 8 2 16	1	cycles 1	_	_
Operation:	(URS) ← 1		Grouping:	Other oper		
			Description	ence enabl	-	cant ROM code refer- S) to "1."
				0		-,
			1			



WRST (W	atchdog timer ReSeT)					
Instruction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 2	0 0 F 16	words	cycles 1	_	
Operation:	(WDF1) ← 0		Grouping:	Other oper		
			Description	Initializes	the watch	ndog timer flag (WDF
X A B A 1 (-)/		- 1 -)				
XAM J (EX)	change Accumulator and Memory da	ata)	Number of	Number of	Flag CY	Skip condition
code		0 6 j	words	cycles	i lag C i	
		0 0 J 16	1	1	-	_
Operation:			Grouping:	RAM to reg	l nister trans	sfer
Operation:	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$		Description:		-	ne contents of M(DP)
	i = 0 to 3		Description			register A, an exclusive
						ormed between regis-
				ter X and t	the value j	in the immediate field,
				and stores	the result	in register X.
					• 、	
XAMD J (e.	Xchange Accumulator and Memory o	data and Decrer	Number of	Number of	1	Cleip condition
code			words	cycles	Flag CY	Skip condition
oode	0 0 1 1 0 1 1 j1 j0 ₂	0 6 C +j 16	1	1	_	(Y) = 15
Operation	$(\Lambda) \leftarrow - (M(DD))$		Grouping:	RAM to reg	 pister trans	sfer
Operation:	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$					e contents of M(DP)
	i = 0 to 3					egister A, an exclusive
	$(Y) \leftarrow (Y) - 1$					ormed between regis- in the immediate field,
				and stores	the result	in register X.
						contents of register Y. action, when the con-
						15, the next instruction
				is skipped.		
	change Accumulator and Memory d	ata and Increme			,	
Instruction code			Number of words	Number of cycles	Flag CY	Skip condition
couc	0 0 1 1 0 1 0 j1 j0 ₂	0 6 8 +j 16	1	1	-	(Y) = 0
Operation:	$(A) \leftarrow \rightarrow (M(DP))$		Grouping:	RAM to reg	jister trans	sfer
operation.	$(X) \leftarrow (X) EXOR(j)$			After exch	anging th	e contents of M(DP)
	j = 0 to 3			with the co	ntents of r	egister A, an exclusive
	$(Y) \leftarrow (Y) + 1$					ormed between regis- in the immediate field,
						in register X.
						s of register Y. As a re-
						hen the contents of e next instruction is
				skipped.	- /	



INSTRUCTION CODE TABLE

						i													
	D8-D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000 10111	11000 11111
D3–D0	Hex.	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BL	TAB2	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	ВМ	в
0001	1	BA	CLD	SZB 1	BL	LGOP	_	XAM 1	BML	—	TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	BM	в
0010	2	—		SZB 2	BL	SNZT1	SNZT2	XAM 2	BML	URSC	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	BM	в
0011	3	SNZP	INY	SZB 3	BL	_	T2R2L	XAM 3	BML	_	TABP 3	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	BM	в
0100	4	—	RD	SZD	BL	RT	_	TAM 0	BML	OEA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	BM	в
0101	5	_	SD	SEAn	BL	RTS	_	TAM 1	BML	_	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	BM	в
0110	6	RC		SEAM	BL	_	IAE	TAM 2	BML	RCAR	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	BM	в
0111	7	sc	DEY	_	BL	T1AB	TAB1	TAM 3	BML	SCAR	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	BM	В
1000	8	_		IAG	BL	_	TLOA	XAMI 0	BML	T2AB	TABP 8	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	BM	В
1001	9	_	CCK2	TDA	BL	_	сск	XAMI 1	BML	T2HAB	TABP 9	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	BM	в
1010	A	AM	TEAB	TABE	BL	_	TV2A	XAMI 2	BML	_	TABP 10	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	BM	В
1011	В	AMC	_	_	BL	_	TV1A	XAMI 3	BML	_	TABP 11	A 11	LA 11	LXY 011	LXY 1,11	LXY 2,11	LXY 3,11	BM	в
1100	С	TYA	СМА		BL	RB 0	SB 0	XAMD 0	BML	_	TABP 12	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	BM	В
1101	D	POF	RAR	CCK4	BL	RB 1	SB 1	XAMD 1	BML	TPU2A	TABP 13	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	BM	В
1110	Е	ТВА	TAB	CLVD	BL	RB 2	SB 2	XAMD 2	BML	TPU1A	TABP 14	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	BM	в
1111	F	WRST	TAY	SZC	BL	RB 3	SB 3	XAMD 3	BML	TPU0A	TABP 15	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	BM	в

The above table shows the relationship between machine language codes and machine language instructions. D_3-D_0 show the low-order 4 bits of the machine language code, and D_8-D_4 show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked "-."

The codes for the second word of a two-word instruction are described below.

	Т	The second word											
BL	1	1 a a a	aaaa										
BML	1	0 a a a	aaaa										
BA	1	1 a a a	aaaa										
BLA	1	1 a a a	рррр										
BMLA	1	0 a a a	рррр										
SEA	0		nnnn										
SZD	0	0010	1011										



Parameter						Ir	nstru	ictio	n co	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hexa no	adec tati		Number of words	Number of cycles	Function
	ТАВ	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	(A) ← (B)
fer	ТВА	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)
r transf	TAY	0	0	0	0	1	1	1	1	1	0	1	F	1	1	(A) ← (Y)
registe	ТҮА	0	0	0	0	0	1	1	0	0	0	0	С	1	1	(Y) ← (A)
Register to register transfer	ТЕАВ	0	0	0	0	1	1	0	1	0	0	1	A	1	1	(ER7–ER4) ← (B) (ER3–ER0) ← (A)
Regi	TABE	0	0	0	1	0	1	0	1	0	0	2	A	1	1	(B) ← (ER7–ER4) (A) ← (ER3–ER0)
	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2–DR0) ← (A2–A0)
	LXY x, y	0	1	1	X 1	X 0	уз	y 2	y 1	yо	0	C +x	-	1	1	$ (X) \leftarrow x, x = 0 \text{ to } 3 (Y) \leftarrow y, y = 0 \text{ to } 15 $
RAM addresses	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1
2	DEY	0	0	0	0	1	0	1	1	1	0	1	7	1	1	(Y) ← (Y) – 1
	ТАМ ј	0	0	1	1	0	0	1	j1	jo	0	6	4 +j	1	1	$(A) \leftarrow (M(DP))$ (X) \leftarrow (X) EXOR(j) j = 0 to 3
transfer	XAM j	0	0	1	1	0	0	0	j1	jo	0	6	j	1		$\begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \twoheadleftarrow (X) EXOR(j) \\ j = 0 \text{ to } 3 \end{array}$
RAM to register transfer	XAMD j	0	0	1	1	0	1	1	j1	jo	0	6	C +j	1		$\begin{array}{l} (A) \longleftrightarrow (M(DP))\\ (X) \hookleftarrow (X) EXOR(j)\\ j = 0 \text{ to } 3\\ (Y) \hookleftarrow (Y) - 1 \end{array}$
	XAMI j	0	0	1	1	0	1	0	j1	jo	0	6	8 +j	1		$\begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \hookleftarrow (X) EXOR(j) \\ j = 0 \text{ to } 3 \\ (Y) \twoheadleftarrow (Y) + 1 \end{array}$

MACHINE INSTRUCTIONS (INDEX BY FUNCTION)



Skip condition	Carry flag CY	Detailed description
	Ca	
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of registers A and B to register E.
-	-	Transfers the contents of register E to registers A and B.
-	-	Transfers the contents of register A to register D.
Continuous	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register
description		Y.
description		When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed
		and other LXY instructions coded continuously are skipped.
		and other EXT instructions coded continuously are skipped.
(Y) = 0	_	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the
(1) = 0		next instruction is skipped.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y
(1) = 10		is 15, the next instruction is skipped.
_	_	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between
		register X and the value j in the immediate field, and stores the result in register X.
		······································
_	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is
		performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is
		performed between register X and the value j in the immediate field, and stores the result in register X.
		Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y
		is 15, the next instruction is skipped.
(Y) = 0	-	After exchanging the contents of $M(DP)$ with the contents of register A, an exclusive OR operation is
		performed between register X and the value j in the immediate field, and stores the result in register X.
		Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the
		next instruction is skipped.

RENESAS

Parameter						lı	nstru	ictio	n co	de				er of ds er of es			
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	D3	D2	D1	Do		adec otatio	imal on	Number of words	Number of cycles	Function	
	LA n	0	1	0	1	1	n 3	N2	N 1	n o	0	В	n	1	1	(A) ← n n = 0 to 15	
	TABP p	0	1	0	0	1	рз	p2	p1	po	0	9	р	1	3	(SK(SP)) ← (PC) (SP) ← (SP) + 1 (PCH) ← p (Note)	
																$\begin{array}{l} (PCL) \leftarrow (DR_2-DR_0, A_3-A_0) \\ \\ When URS=0, \\ (B) \leftarrow (ROM(PC))_{7 \text{ to } 4} \\ (A) \leftarrow (ROM(PC))_{3 \text{ to } 0} \\ \\ When URS=1, \\ (CY) \leftarrow (ROM(PC))_{8} \\ (B) \leftarrow (ROM(PC))_{7 \text{ to } 4} \\ (A) \leftarrow (ROM(PC))_{7 \text{ to } 4} \\ (A) \leftarrow (ROM(PC))_{3 \text{ to } 0} \\ (SP) \leftarrow (SP) - 1 \\ (PC) \leftarrow (SK(SP)) \end{array}$	
ration	АМ	0	0	0	0	0	1	0	1	0	0	0	A	1	1	(A) ← (A) + (M(DP))	
Arithmetic operation	AMC	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP))+ (CY)$ $(CY) \leftarrow Carry$	
Arith	A n	0	1	0	1	0	nз	N2	N1	n o	0	A	n	1	1	(A) ← (A) + n n = 0 to 15	
	sc	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1	
	RC	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0	
	SZC	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?	
	СМА	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(\overline{A}) \leftarrow (\overline{A})$	
	RAR	0	0	0	0	1	1	1	0	1	0	1	D	1	1	\rightarrow CY \rightarrow A3A2A1A0 \rightarrow	
	LGOP	0	0	1	0	0	0	0	0	1	0	4	1	1	1	Logic operation instruction XOR, OR, AND	

MACHINE INSTRUCTIONS (CONTINUED)

Note: p is 0 to 15.



Skip condition	Carry flag CY	Detailed description
Continuous description	_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
-	- 0/1	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to "0." These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) specified by registers A and D in page p. Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to "1" (after the URSC
	0/1	instruction is executed). (One of stack is used when the TABP p instruction is executed.)
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	_	Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.



Parameter						Ir	nstru	uctio	n co	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do		adec otati		Number of words	Number of cycles	Function
	SB j	0	0	1	0	1	1	1	j1	jo	0	5	C +j	1		(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	1	0	0	1	1	j1	jo	0	4	C +j	1		(Mj(DP)) ← 0 j = 0 to 3
Bit	SZB j	0	0	0	1	0	0	0	j1	jo	0	2	j	1		(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	1	0	0	1	0	1	0	2	5	2		(A) = n ? n = 0 to 15
l ö ö		0	1	0	1	1	nз	n2	N1	no	0	В	n			
	Ва	1	1	a 6	a 5	a 4	a 3	a 2	a 1	a 0	1	8 +a	а	1	1	(PC∟) ← a6–a0
	BL p, a	0	0	0	1	1	рз	p2	рı	p o	0	3	р	2	2	(РСн) ← р (РСL) ← а6-а0
Branch operation		1	1	a 6	a 5	a 4	аз	a 2	aı	a 0	1	8 +a	а			(Note)
Ich ope	BA a	0	0	0	0	0	0	0	0	1	0	0	1	2	2	(PCL) ← (a6–a4, A3–A0)
Brar		1	1	a 6	a 5	a 4	a 3	a 2	aı	a 0	1	8 +a	а			
	BLA p, a	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(РСн) ← р (РС∟) ← (а6–а4, Аз–Ао)
	in 0 to 15	1	1	a 6	a 5	a 4	рз	p2	рı	p o	1	8 +a	р			(Note)

MACHINE INSTRUCTIONS (CONTINUED)

Note: p is 0 to 15.



Skip condition	Carry flag CY	Detailed description
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
-	-	Branch within a page : Branches to address a in the identical page.
_	_	Branch out of a page : Branches to address a in page p.
_	_	Branch within a page : Branches to address (a ₆ a ₅ a ₄ A ₃ A ₂ A ₁ A ₀) determined by replacing the low- order 4 bits of the address a in the identical page with register A.
_	_	Branch out of a page : Branches to address (a ₆ a ₅ a ₄ A ₃ A ₂ A ₁ A ₀) determined by replacing the low- order 4 bits of the address a in page p with register A.



Number of cycles Instruction code q Parameter Number (words Mnemonic Function Hexadecimal Type of D8 D7 D6 D5 D4 D3 D2 D1 D0 notation instructions BM a 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a 1 1 $(SK(SP)) \leftarrow (PC)$ (SP) ← (SP) + 1 (PCH) ← 2 (PCL) ← a6-a0 p2 2 2 $(SK(SP)) \leftarrow (PC)$ BML p, a 0 0 1 1 1 рз p1 p0 07 p Subroutine operation $(SP) \leftarrow (SP) + 1$ (РСн) ← р 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a (PCL) ← a₆-a₀ (Note) BMLA p, a 0 0 1 0 1 0 0 0 0 0 5 0 2 2 $(SK(SP)) \leftarrow (PC)$ (SP) ← (SP) + 1 1 0 a6 a5 a4 p3 p2 p1 p0 (РСн) ← р 1 a p (PCL) ← (a6–a4, A3–A0) (Note) RT 0 0 0 0 2 (SP) ← (SP) – 1 1 0 0 0 1 0 4 4 1 Return operation $(PC) \leftarrow (SK(SP))$ RTS 0 0 1 0 0 0 1 0 1 0 4 5 1 2 (SP) ← (SP) – 1 $(PC) \leftarrow (SK(SP))$ T1AB 0 0 1 0 0 0 1 1 1 0 4 7 1 1 at timer 1 stop (V10=0) $(R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A)$ (T17–T14) ← (B), (T13–T10) ← (A) at timer 1 operating (V10=1) $(R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A)$ TAB1 0 5 7 $(\mathsf{B}) \leftarrow (\mathsf{T}17 - \mathsf{T}14)$ 0 0 1 0 1 0 1 1 1 1 1 (A) ← (T13–T10) Timer operation TV1A 0 0 1 0 1 1 0 1 1 0 5 B 1 1 $(V1_2-V1_0) \leftarrow (A_2-A_0)$ SNZT1 0 0 1 0 0 0 0 1 0 0 4 2 1 1 (T1F) = 1? (T1F) ← 0 T2AB 0 1 0 0 0 1 0 0 0 0 8 8 1 1 $(R2L_7 - R2L_4) \leftarrow (B)$ $(R2L_3-R2L_0) \leftarrow (A)$ $(T27-T24) \leftarrow (B),$ (T23–T20) ← (A)

MACHINE INSTRUCTIONS (CONTINUED)

Note: p is 0 to 15.



	5	
	ag	
Skip condition	/ fl	Detailed description
	Carry flag	
	U	
_	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
	_	Call the subroutine : Calls the subroutine at address a in page p.
		Can the subjourne . Cans the subjourne at address a in page p.
-	-	Call the subroutine : Calls the subroutine at address (a6 a5 a4 A3 A2 A1 A0) determined by replacing the
		low-order 4 bits of address a in page p with register A.
-	-	Returns from subroutine to the routine called the subroutine.
		Determine the design of the effect of the state of the st
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
_	_	At timer 1 stop (V10 = 0), transfers the contents of register A and register B to timer 1 and reload
		register R1.
		-
		At timer 1 operating $(V1_0 = 1)$, transfers the contents of register A and register B to reload register R1.
_	_	Transfers the contents of timer 1 to registers A and B.
-	-	Transfers the contents of register A to registers V1.
(T1F) = 1	_	Clears T1F flag and skips the next instruction when the contents of T1F flag is "1."
, .		cloure i i i nug and ships the next instruction when the contents of i i i hay is i.
		Transform the contents of register A and register B to timer 2 and related register B2
-	-	Transfers the contents of register A and register B to timer 2 and reload register R2L.
L		1



Parameter						Ir	nstru	uctio	n co	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hex	adeo otati		Number of words	Number of cycles	Function
	TAB2	0	0	1	0	0	0	0	0	0	0	4	0	1	1	(B) ← (T27–T24), (A) ← (T23–T20)
	TV2A	0	0	1	0	1	1	0	1	0	0	5	A	1	1	(V23–V20) ← (A3–A0)
eration	SNZT2	0	0	1	0	1	0	0	1	0	0	5	2	1	1	(T2F) = 1 ? (T2F) ← 0
Timer operation	T2HAB	0	1	0	0	0	1	0	0	1	0	8	9	1	1	(R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)
	T2R2L	0	0	1	0	1	0	0	1	1	0	5	3	1	1	(T27–T24) ← (R2L7–R2L4) (T23–T20) ← (R2L3–R2L0)
ve ation	SCAR	0	1	0	0	0	0	1	1	1	0	8	7	1	1	(CAR) ← 1
Carrier wave control operation	RCAR	0	1	0	0	0	0	1	1	0	0	8	6	1	1	(CAR) ← 0
	CLD	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 0
	RD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	(D(Y)) ← 0 (Y) = 0 to 7
	SD	0	0	0	0	1	0	1	0	1	0	1	5	1	1	(D(Y)) ← 1 (Y) = 0 to 7
	SZD	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0?
ration		0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 0 to 7
out ope	OEA	0	1	0	0	0	0	1	0	0	0	8	4	1	1	(E1, E0) ← (A1, A0)
Input/Output operation	IAE	0	0	1	0	1	0	1	1	0	0	5	6	1	1	(A2–A0) ← (E2–E0)
lnp	OGA	0	1	0	0	0	0	0	0	0	0	8	0	1	1	(G) ← (A)
	IAG	0	0	0	1	0	1	0	0	0	0	2	8	1	1	(A) ← (G)

MACHINE INSTRUCTIONS (CONTINUED)



Skip condition	
 Transfers the contents of timer 2 to registers A and B. 	
 Transfers the contents of register A to registers V2. 	
$(T_2F) = 1$ – Clears T2F flag and skips the next instruction when the contents of T2F flag is "1."	"
Transfers the contents of register A and register B to reload register R2H.	
Transfers the contents of reload register R2L to timer 2.	
Sets (1) to port CARR output flag (CAR).	
Clears (0) to port CARR output flag (CAR).	
Clears (0) to port D (high-impedance state).	
_ Clears (0) to a bit of port D specified by register Y (high-impedance state).	
Sets (1) to a bit of port D specified by register Y.	
$ \begin{array}{c c} (D(Y)) = 0 \\ (Y) = 0 \text{ to } 7 \end{array} \begin{array}{c c} & \\ & \\ & \\ & \\ \end{array} \ \ Skips the next instruction when a bit of port D specified by register Y is "0." \end{array} $	
Outputs the contents of register A to port E.	
Transfers the contents of port E to register A.	
Outputs the contents of register A to port G.	
Transfers the contents of port G to register A.	



Parameter						Ir	nstru	ictio	n co	de				er of ds er of es		
Type of	Mnemonic	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hex nc	adec otati		Number of words	Number of cycles	Function
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	1	1	0	1	0	0	D	1	1	RAM back-up
	SNZP	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
Other operation	ССК	0	0	1	0	1	1	0	0	1	0	5	9	1	1	STCK changes to f(XIN)
ther op	CCK2	0	0	0	0	1	1	0	0	1	0	1	9	1	1	STCK changes to f(XIN)/2
đ	CCK4	0	0	0	1	0	1	1	0	1	0	2	D	1	1	STCK changes to f(XIN)/4
	CLVD	0	0	0	1	0	1	1	1	0	0	2	Е	1	1	Reset occurrence voltage $1.5V \rightarrow 1.7V$
	TLOA	0	0	1	0	1	1	0	0	0	0	5	8	1	1	(LO1, LO0) ← (A1, A0)
	URSC	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(URS) ← 1
	TPU0A	0	1	0	0	0	1	1	1	1	0	8	F	1	1	(PU03–PU0₀) ← (A3–A₀)
	TPU1A	0	1	0	0	0	1	1	1	0	0	8	Е	1	1	(PU13–PU10) ← (A3–A0)
	TPU2A	0	1	0	0	0	1	1	0	1	0	8	D	1	1	(PU23–PU20) ← (A3–A0)
	WRST	0	0	0	0	0	1	1	1	1	0	0	F	1	1	(WDF1) ← 0



Skip condition	Carry flag CY	Detailed description
-	-	No operation
-	-	Puts the system in RAM back-up state.
(P) = 1	-	Skips the next instruction when P flag is "1". After skipping, P flag remains unchanged.
-	-	System clock (STCK) changes to $f(XIN)$ from $f(XIN)/8$.
-	-	System clock (STCK) changes to f(XIN) /2from f(XIN)/8.
_	-	System clock (STCK) changes to f(XIN) /4from f(XIN)/8.
_	-	Change detection voltage from 1.5V to 1.7V (Ta = 25°C, Typ).
-	-	Transfers the contents of register A to the logic operation selection register LO.
-	-	Sets the most significant ROM code reference enable flag (URS) to "1."
-	-	Transfers the contents of register A to register PU0.
-	-	Transfers the contents of register A to register PU1.
-	-	Transfers the contents of register A to register PU2.
-	-	Initializes the watchdog timer flag (WDF1).



REGISTER STRUCTURE

	Timer control register V1	at	reset : 0002	at RAM back-up : 0002	W					
V12	Carrier wave output auto control bit	0	0 Auto-control output by timer 1 is invalid							
V 12	Carrier wave output auto-control bit	1	Auto-control output by timer 1 is valid							
V11	Timer 1 count source selection bit	0	Carrier wave output (CARRY)							
V I 1	Timer 1 count source selection bit	1	Bit 5 of watchdog timer (WDT)							
1/4-	Timer 4 control bit	0	0 Stop (Timer 1 state retained)							
V10	Timer 1 control bit	1	Operating							

	Timer control register V2	at reset : 00002		at RAM back-up : 00002	W		
1/20	Corrier wave "H" interval expansion hit	0	To expand "H" interval is invalid				
VZ3	V23 Carrier wave "H" interval expansion bit		To expand "H" inte	To expand "H" interval is valid (when V22=1 selected)			
1/2-	V22 Carrier wave generation function control bit		Carrier wave generation function invalid				
VZ2			Carrier wave gener	ation function valid			
1/0	Timer 2 count course coloction bit	0	f(XIN)				
V21	Timer 2 count source selection bit	1	f(XIN)/2				
1/2-	Timer 2 centrel hit	0	Stop (Timer 2 state retained)				
V20	Timer 2 control bit	1	Operating				

	Pull-down control register PU0	at	reset : 00002	at RAM back-up : state retained W		
DUIOs	Ports G2, G3 pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid			
P003	PU0 ₃ bit		Pull-down transistor ON, key-on wakeup valid			
DUO	PU02 Ports G ₀ , G ₁ pull-down transistor control bit		Pull-down transisto	r OFF, key-on wakeup invalid		
P002			Pull-down transisto	r ON, key-on wakeup valid		
PU01	Port Ex pull down transistor control bit	0	Pull-down transisto	r OFF, key-on wakeup invalid		
P001	Port E1 pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		
PU00	Port Es pull down transistor control hit	0	Pull-down transistor OFF, key-on wakeup invalid			
F000	Port E ₀ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid			

	Pull-down control register PU1	at	reset : 00002	at RAM back-up : state retained	W	
DU14	Part D- pull down transistor control hit	0	Pull-down transisto	r OFF, key-on wakeup invalid		
P013	PU13 Port D7 pull-down transistor control bit		Pull-down transistor ON, key-on wakeup valid			
PU12			Pull-down transisto	or OFF, key-on wakeup invalid		
P012	Port D ₆ pull-down transistor control bit	1	Pull-down transisto	or ON, key-on wakeup valid		
	Part D- pull down transistor control hit	0	Pull-down transisto	or OFF, key-on wakeup invalid		
PU11	Port D ₅ pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid		
DU4.	Port D4 pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid			
PU10		1	Pull-down transisto	r ON, key-on wakeup valid		

Note: "W" represents write enabled.



	Pull-down control register PU2	at	reset : 00002	at RAM back-up : state retained	W		
PU23	Dort Da null down transistor control hit	0	Pull-down transistor OFF, key-on wakeup invalid				
P023	I23 Port D ₃ pull-down transistor control bit		Pull-down transisto	r ON, key-on wakeup valid			
	Port Do null down transistor control bit	0	Pull-down transisto	r OFF, key-on wakeup invalid			
PUZ2	PU22 Port D2 pull-down transistor control bit		Pull-down transisto	r ON, key-on wakeup valid			
PU21	Port Dr null down transistor control bit	0	Pull-down transisto	r OFF, key-on wakeup invalid			
PU21	Port D1 pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid			
PU20	Port D ₀ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid				
FU20		1	Pull-down transistor ON, key-on wakeup valid				

Lo	Logic operation selection register LO			t reset : 002	at RAM back-up : 002	W	
			LO ₀	LO0 Logic operation function			
LO1			0	Exclusive logic OR operation (XOR)			
			1	OR operation (OR)			
LO ₀			0	AND operation (AND)			
		1	1	Not available			

Note: "W" represents write enabled.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		–0.3 to 5	V
Vi	Input voltage		-0.3 to VDD+0.3	V
Vo	Output voltage		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-40 to 85	°C
Tstg	Storage temperature range		-65 to 125	°C

RECOMMENDED OPERATING CONDITIONS

 $(Ta = -40 \text{ to } 85 \text{ °C}, \text{V}_{\text{DD}} = 1.8 \text{ V to } 3.6 \text{ V}, \text{ unless otherwise noted})$

Symbol	pol Parameter		Conditions		Limits		Unit	
·		Conditions	Min.	Тур.	Max.	Unit		
Vdd	Supply voltage				1.8		3.6	V
Vram	RAM back-up	voltage	(at RAM back-up mode)		1.1		3.6	V
Vss	Supply voltage					0		V
Viн	"H" level input	voltage	Ports D, E, G	Vdd = 3.0 V	0.7Vdd		Vdd	V
Viн	"H" level input	-		Vdd = 3.0 V	0.8Vdd		Vdd	V
Vil	"L" level input	/oltage	Ports D, E, G	Vdd = 3.0 V	0		0.2Vdd	V
Vil	"L" level input	/oltage	XIN	Vdd = 3.0 V	0		0.2Vdd	V
loн(peak)			current Ports D, E1, G	Vdd = 3.0 V			-4	mA
loн(peak)	"H" level peak	output	current Port Eo	Vdd = 3.0 V			-24	mA
loн(peak)	"H" level peak	output	current CARR	Vdd = 3.0 V			-20	mA
loL(peak)	"L" level peak of	output c	current CARR	Vdd = 3.0 V			4	mA
Іон(avg)	"H" level avera	ge outp	out current Ports D, E1, G	Vdd = 3.0 V			-2	mA
Іон(avg)	"H" level avera	ge outp	out current Port Eo	Vdd = 3.0 V			-12	mA
Іон(avg)	"H" level avera	ge outp	out current CARR	Vdd = 3.0 V			-10	mA
lol(avg)	"L" level avera	ge outp	ut current CARR	Vdd = 3.0 V			2	mA
f(XIN)	clock frequency	when S	$STCK = f(X_{IN})/8$, $f(X_{IN})/4$, $f(X_{IN})/2$ selected	Ceramic resonance			4	MHz
	clock nequency	when	STCK = f(XiN) selected	Ceramic resonance			2	MHz
			Reset occurrence		1.1		1.9	
	Detection volta	ge		Ta = 25 °C	1.4	1.5	1.56	v
	(before CLVD instruction execution)		Deset values a		1.2		2.2	v
Vdet		Sution	Reset release	Ta = 25 °C	1.6	1.7	1.76	
	Detection volta	ge	Reset occurrence/		1.2		2.2	V
	(after CLVD instruction exec	cution)	Reset release	Ta = 25 °C	1.6	1.7	1.76	
Tdet	Voltage drop detection circuit low voltage determination time		When supply voltage passes the detected voltage at ±50V/s.		0.2	1.2	ms	
Tpon	Dower on reco	t oirou:it		V _{DD} = 0 → 2.2 V Ta = -20 °C to 85 °C			1	ms
I PON	Power-on reset circuit valid power source rising time		V _{DD} = 0 → 2.2 V Ta = -40 °C to 85 °C			100	μs	

Note: The average output current ratings are the average current value during 100 ms.



ELECTRICAL CHARACTERISTICS

(Ta = -40 °C to 85 °C, VDD = 3 V, unless otherwise noted)


Symbol	Parameter	To at your ditions		Unit			
		Test conditions	Min.	Тур.	Max.		
Vol	"L" level output voltage Port CARR	Iol = 2 mA			0.9	V	
Vol	"L" level output voltage Хоит	lo∟ = 0.2 mA			0.9	V	
Vон	"H" level output voltage Ports D, E1, G	Іон = -2 mA	2.1			V	
Vон	"H" level output voltage Port Eo	Іон = –12 mA	1.5			V	
Vон	"H" level output voltage CARR	Iон = -10 mA	1.0			V	
Vон	"H" level output voltage Xout	Iон = -0.2 mA	2.1			V	
lı∟	"L" level input current Ports D, E, G	VI = Vss			-1	μA	
Ін	"H" level input current Ports E0, E1	VI = VDD			1	μA	
		Pull-down transistor in off-state					
loz	Output current at off-state Ports D, E ₀ , E ₁ , G	Vo = Vss			-1	μA	
		f(XIN) = 4.0 MHz		400	800	μA	
	Supply current (when operating)	$f(X_{IN}) = 2.0 \text{ MHz}$		350	700	μA	
1		$f(X_{IN}) = 1.0 \text{ MHz}$		300	600	μA	
ldd		$f(X_{IN}) = 500 \text{ kHz}$		250	500	μA	
	Supply current (at RAM back-up)			1	3	μΑ	
		Ta = 25 °C		0.1	0.5	μA	
Rрн	Pull-down resistor value Ports D, G, E	VI = 3V	75	150	300	kΩ	
Rosc	Feedback resistor value between XIN-XOUT	VI = 3V	700		3200	kΩ	

BASIC TIMING DIAGRAM

Parameter	Machine cycle Pin name	Mi		М	i+1	
System clock	STCK					
Ports D, E, G output	D0–D7,E0,E1 G0–G3					X
Ports D, E, G input	D0–D7 E0–E2 G0–G3		X		X	

RENESAS

PACKAGE OUTLINE





	REVISION HISTORY			4286 Group Datasheet
Rev.	Date			Description
		Page		Summary
1.00	Aug. 06, 2008	-	First edition issued	d.

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the date this document, when exporting the products or the technology described herein, you should follow the applicable export control laws and regulations.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a coupling or otherwise relying on the information included in this document. Dut Renesas asproaces for descing about the applicability or otherwise in systems before deciding about the applicability or draws are relying on the information in this document. Dut Renesas asproaces are descing about the applicability of the total system before deciding about the applicability or draws are strained information in this document. Dut Renesas asproaces are not designed many particular or draws and splications, and processes and applications, and processes to the applicability of the systems of the systems or terms provide asproace and accument. To otherwise in systems the failure of mathin dr



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com